

# DIGITAL-LOGIC

smart embedded computers


**TECHNICAL USER'S MANUAL FOR:**

---

# MICROSPACE<sup>®</sup>

PC/104

# MSM586SL



CH- 4542 Luterbach

Tel.: ++41 (0)32 681 58 00

Fax: ++41 (0)32 681 58 01

Email: [support@digitallogic.com](mailto:support@digitallogic.com)

Homepage: <http://www.digitallogic.com>

**COPYRIGHT © 1999- 2005 BY DIGITAL-LOGIC AG**

No part of this document may be reproduced, transmitted, transcribed, stored in a retrieval system, in any form or by any means, electronic, mechanical, optical, manual, or otherwise, without the prior written permission of DIGITAL-LOGIC AG.

The software described herein, together with this document, are furnished under a license agreement and may be used or copied only in accordance with the terms of that agreement.

**ATTENTION:**


All information in this manual and about the product are subject to change without prior notice.

**REVISION HISTORY:**

Product Version	BIOS Version	Doc. Version	Date/Vis:	Modification: Remarks, News, Attention:
V1.0	V1.21	V1.0	08.2001 STP	Initial version
V1.0	V1.21	V1.1	08.2001 STP	Thermopicture, etc.
V1.1	V1.22	V1.1	11.2001 KUF	Modified Manual
V1.2	V1.26	V1.2	08.2003 KUF	Diverse modifications made: Remote pin for 9-DSUB-F Incompatibilities for ELAN520 Safety Notes EN61000 regulations BIOS now on V1.26
V1.2	V1.26	V1.2A	04.2004 DAR	Int15 / minor corrections
V1.2	V1.26	V1.2B	08.2004 DAR	minor corrections
V1.2	V1.26	V1.2C	08.2004 DAR	Bios download, front picture
V1.2	V1.26	V1.2D	11.2004 DAR	LAN interface, RS485
<b>V1.2</b>	<b>V1.26</b>	<b>V1.2E</b>	<b>06.2005 DAR</b>	<b>Minor corrections, Charter 4.11</b>

**ATTENTION**


1. All information in this manual and the product are subject to change without prior notice.
2. Read this manual prior installation of the product.
3. Read the security information carefully prior installation of the product.

**Registration:**

<http://www.digitallogic.com> -> SUPPORT -> embedded support -> register

After registration, you will receive driver & software updates, errata information, customer information and news from DIGITAL-LOGIC AG products automatically.

## Table of Contents

<b>1 Preface.....</b>	<b>5</b>
1.1 Trademarks.....	5
1.2 Disclaimer.....	5
1.3 Environmental Protection Statement.....	5
1.4 Explanation of Symbols.....	6
1.5 For Your Safety .....	8
1.6 Limited Two Year Warranty .....	9
<b>2 Overview.....</b>	<b>10</b>
2.1 Standard Features.....	10
2.2 Unique Features .....	10
2.3 MSM586SL block diagram .....	11
2.4 Specifications.....	12
2.5 BIOS History .....	15
2.6 This product is "YEAR 2000 CAPABLE"  .....	16
2.7 Mechanical Dimensions.....	17
2.7.1 Board version V1.2 .....	17
2.8 Incompatibilities to a standard PC/AT .....	19
2.9 Related application notes .....	19
2.10 Ordering codes .....	19
2.11 Thermoscan .....	20
2.12 High frequency radiation (to meet EN55022 / EN61000).....	21
<b>3 PC/104 Bus Signals .....</b>	<b>22</b>
3.1 Bus levels .....	24
<b>4 Detailed System Description .....</b>	<b>25</b>
4.1 Power Requirements .....	25
4.1.1 Minimum Power-OFF time:.....	26
4.2 CPU, Boards and RAMs.....	26
4.2.1 CPUs of this MICROSPACE Product .....	26
4.2.2 Numeric Coprocessor .....	26
4.2.3 DRAM Memory .....	26
4.3 Interface.....	27
4.3.1 Keyboard AT compatible and PS/2 Mouse.....	27
4.3.2 Line Printer Port LPT1 .....	27
4.3.3 Serial Ports COM1 - COM4 .....	27
4.3.4 Floppy Disk Interface .....	30
4.3.5 Speaker interface.....	31
4.4 Controllers.....	31
4.4.1 Interrupt Controllers .....	31
4.5 Timers and Counters .....	31
4.5.1 Programmable Timers .....	31
4.5.2 Battery backed clock (RTC) .....	32
4.5.3 External battery assembling:.....	32
4.5.4 Watchdog .....	33
4.6 Boottime .....	34
<b>5 BIOS.....</b>	<b>35</b>
5.1 ROM-BIOS sockets .....	35
5.2 Standard BIOS ROM .....	35
5.3 EEPROM Memory for Setup .....	35
5.3.1 BIOS CMOS Setup .....	36
5.4 CMOS RAM Map.....	36
5.5 EEPROM saved CMOS Setup.....	42

<b>5.6</b>	<b>CORE - BIOS download function .....</b>	<b>42</b>
5.6.1	CORE BIOS download function.....	42
<b>5.7</b>	<b>Memory .....</b>	<b>44</b>
5.7.1	System Memory Map.....	44
5.7.2	System I/O map.....	44
<b>5.8</b>	<b>BIOS Data Area Definitions .....</b>	<b>59</b>
<b>6</b>	<b>Description of the connectors.....</b>	<b>66</b>
<b>7</b>	<b>Jumper locations on the board.....</b>	<b>73</b>
<b>8</b>	<b>LED criterions:.....</b>	<b>73</b>
<b>9</b>	<b>Cable interface.....</b>	<b>74</b>
9.1	The harddisk cable 44pin .....	74
9.2	The COM 1/2/3/4 serial interface cable .....	75
9.3	The printer interface cable (P1).....	76
9.4	The Micro Floppy interface cable.....	77
<b>10</b>	<b>Remote Function.....</b>	<b>78</b>
10.1	Remote Features.....	78
10.1.1	The Remote Server REMHOST.EXE .....	78
10.1.2	Remote enabler .....	79
10.1.3	Cable Definition (9pin DSUB female) .....	79
10.1.4	Restrictions .....	80
<b>11</b>	<b>Software.....</b>	<b>80</b>
<b>12</b>	<b>Installing the flashdisk DOC2000 .....</b>	<b>81</b>
12.1	Enabling and formatting of the DiskOnChip-module .....	81
<b>13</b>	<b>Special Peripherals, Configuration .....</b>	<b>82</b>
13.1	The special function interface for MICROSPACE .....	82
<b>14</b>	<b>Building a system .....</b>	<b>85</b>
14.1	Starting up the system .....	85
<b>15</b>	<b>Diagnostics .....</b>	<b>86</b>
15.1	Failures and hints .....	86
15.1.1	Other, so far not identified problems.....	86
15.2	POST-CODE Description .....	87
15.2.1	Boot Loader.....	87
15.2.2	Error Beep codes .....	87
15.2.3	System BIOS in Shadow RAM.....	87
15.2.4	Error Beep codes .....	88
<b>16</b>	<b>Assemblings view.....</b>	<b>89</b>
16.1	MSM586SL V1.2a.....	89
<b>17</b>	<b>INDEX.....</b>	<b>91</b>

# **1 PREFACE**

This document is for integrators and programmers of systems based on the MICROSPACE-Computer family. It contains information on hardware requirements, interconnections, and details of how to program the system. The specifications given in this manual were correct at the time of printing; advances mean that some may have changed in the meantime.

The information contained in this document is, to the best of our knowledge, entirely correct. However, DIGITAL-LOGIC AG, cannot accept liability for any inaccuracies or the consequences thereof, of for any liability arising from the use or application of any circuit, product described herein, as seen fit by DIGITAL-LOGIC AG without further notice.

## **1.1 Trademarks**

Digital-Logic , Digital-Logic-Logo, MICROSPACE, smartModule are registered trademarks owned worldwide by Digital-Logic AG Luterbach (Switzerland). In addition, this document may include names, company logos, and trademarks which are registered trademarks and are therefore proprietary to their respective owners.

## **1.2 Disclaimer**

DIGITAL-LOGIC AG makes no representations or warranties with respect to the contents of this manual and specifically disclaims any implied warranty of merchantability or fitness for any particular purpose. DIGITAL-LOGIC AG shall under no circumstances be liable for incidental or consequential damages or related expenses resulting from the use of this product, even if it has been notified of the possibility of such damage. DIGITAL-LOGIC AG reserves the right to revise this publication from time to time without obligation to notify any person of such revisions

## **1.3 Environmental Protection Statement**

This product has been manufactured to satisfy environmental protection requirements where possible. Many of the components used (structural parts, printed circuit boards, connectors, batteries, etc.) are capable of being recycled.

Final disposition of this product after its service life must be accomplished in accordance with applicable country, state, or local laws or regulations.

## 1.4 Explanation of Symbols



### **CE Conformity**

*This symbol indicates that the product described in this manual is in compliance with all applied CE standards. Please refer also to the section “Applied Standards” in this manual.*




### **Caution, Electric Shock!**

*This symbol and title warn of hazards due to electrical shocks (> 60V) when touching products or parts of them. Failure to observe the precautions indicated and/or prescribed by the law may endanger your life/health and/or result in damage to your material. Please refer also to the section “High Voltage Safety Instructions” on the following page.*



### **Warning, ESD Sensitive Device!**

*This symbol and title inform that electronic boards and their components are sensitive to static electricity. Therefore, care must be taken during all handling operations and inspections of this product, in order to ensure product integrity at all times. Please read also the section “Special Handling and Unpacking Instructions” on the following page.*



### **Warning!**

*This symbol and title emphasize points which, if not fully understood and taken into consideration by the reader, may endanger your health and/or result in damage to your material.*



### **Note...**

*This symbol and title emphasize aspects the reader should read through carefully for his or her own advantage.*



This symbol and title warn of general hazards from mechanical, electrical, chemical failure. This may endanger your life/health and/or result in damage to your material.

## 1.5

*For Your Safety*

Your new Digital-Logic product was developed and tested carefully to provide all features necessary to ensure its compliance with electrical safety requirements. It was also designed for a long fault-free life. However, the life expectancy of your product can be drastically reduced by improper treatment during unpacking and installation. Therefore, in the interest of your own safety and of the correct operation of your new Digital-Logic product, you are requested to conform with the following guidelines.

***Warning!***

All operations on this device must be carried out by sufficiently skilled personnel only.

***Caution, Electric Shock!***

Before installing your new Digital-Logic product, always ensure that your mains power is switched off. This applies also to the installation of piggybacks or peripherals. Serious electrical shock hazards can exist during all installation, repair and maintenance operations with this product. Therefore, always unplug the power cable and any other cables which provide external voltages before performing work.

***ESD Sensitive Device!***

Electronic boards and their components are sensitive to static electricity. Therefore, care must be taken during all handling operations and inspections of this product, in order to ensure product integrity at all times.

## 1.6 Limited Two Year Warranty

DIGITAL-LOGIC AG warrants the hardware and software products it manufactures and produces to be free from defects in materials and workmanship for one year following the date of shipment from DIGITAL-LOGIC AG, Switzerland. This warranty is limited to the original purchaser of product and is not transferable.

During the one year warranty period, DIGITAL-LOGIC AG will repair or replace, at its discretion, any defective product or part at no additional charge, provided that the product is returned, shipping prepaid, to DIGITAL-LOGIC AG. All replaced parts and products become property of DIGITAL-LOGIC AG.

Before returning any product for repair, customers are required to contact the company or their distributor.
--

This limited warranty does not extend to any product which has been damaged as a result of accident, misuse, abuse (such as use of incorrect input voltages, wrong cabling, wrong polarity, improper or insufficient ventilation, failure to follow the operating instructions that are provided by DIGITAL-LOGIC AG or other contingencies beyond the control of DIGITAL-LOGIC AG), wrong connection, wrong information or as a result of service or modification by anyone other than DIGITAL-LOGIC AG. Neither, if the user has not enough knowledge of these technologies or has not consulted the product manual or the technical support of DIGITAL-LOGIC AG and therefore the product has been damaged.

Except, as expressly set forth above, no other warranties are expressed or implied, including, but not limited to, any implied warranty of merchantability and fitness for a particular purpose, and DIGITAL-LOGIC AG expressly disclaims all warranties not stated herein. Under no circumstances will DIGITAL-LOGIC AG be liable to the purchaser or any user for any damage, including any incidental or consequential damage, expenses, lost profits, lost savings, or other damages arising out of the use or inability to use the product.

## **2** OVERVIEW

### **2.1** Standard Features

The MICROSPACE PC/104 is a miniaturized modular device incorporating the major elements of a PC/AT compatible computer.

It includes standard PC/AT compatible elements, such as:


- Powerful ELAN520 133MHz
- BIOS ROM
- SDRAM 32/64MB
- Timers
- DMA
- Real-time clock with CMOS-RAM and battery buffer
- LPT1 parallel port
- COM1, COM2, COM3, COM4 serial port
- Speaker interface
- AT-keyboard interface or PS/2-keyboard interface
- PS/2 mouse interface
- Floppy disk interface
- AT-IDE harddisk interface
- PC/104 embedded BUS

### **2.2** Unique Features

The MICROSPACE includes all standard PC/AT functions plus unique DIGITAL-LOGIC AG enhancements, such as:

- Single 5 volt supply
- DOC2000
- Watchdog
- Power-fail
- EEPROM for setup and configuration
- Core BIOS downloadable
- JTAG for debugging with CADUL KIT
- (**NO** Power management functions yet)
- UL approved parts

2.3 MSM586SL block diagram



## 2.4 Specifications

<b>CPU:</b>	Specification
CPU	<b>AMD ELAN520 – 133MHz</b>
Compatibility:	8086 – Pentium
1. Level Cache:	16k data and 16k code
2. Level Cache:	None
Socket:	BGA
Clock	133MHz
FSB	33MHz
Powermanagement	None
FPU:	Integrated

<b>Chipset:</b>	Specification
Nordbridge	AMD ELAN520
Southbridge	AMD ELAN520
LAN	Not on board
Audio	Not on board
Firewire IEEE1394	Not on board
Video	Not on board
Framegrabber/TV-Input	Not on board

<b>Memory</b>	Specification
Main Memory	SDRAM, 32Bit, up to 64Mbyte soldered onboard
Flash-BIOS	256kByte Flash
Setup EEPROM	2kByte for CMOS-backup in batterless applications
Flash-VideoBIOS:	Serial-Flash
Video RAM	Not onboard

External Interface	Specification
Videointerfaces	Not available
USB V1.1	Not available
LPT1:	Internal
COM1:	RS232
COM2:	RS232
COM3:	RS232
COM4:	RS232
Keyboard:	PS/2
Mouse:	PS/2
Floppy:	26pin FCC Interface for TEAC Minifloppy
Harddisk:	1 channel 44pin RM2.0mm ATAIDE-cable
Speaker:	0.1Watt Speaker
ISA-Bus	PC/104
PCI-BUS	Only internal used

#### Powersupply:

Input:	Nom. 5V Tolerance +/- 3%
Protection:	Not integrated, EMI filtered must be added external
Spec.	

Power Consumption	Specification
At 5V	Typical 1.2 Amp.
Standby	Not available
Poweroff	0mA

Physical Characteristics	Specification
	PC/104
Dimensions:	Length: 91mm Depth: 96mm Height: 25mm
Weight:	170gr

Operating Environment	Specification
Relative Humidity:	5 - 90% non condensing IEC68-2-30 at -20° to +50°C operating
Vibration operating:	IEC68-2-6 10-50Hz, 0.075mm and 55-500Hz, 1.0G
Vibration nonoperating:	IEC68-2-6 10-50Hz, 0.15mm and 55-500Hz, 2.0G
Shock operating:	IEC68-2-27 10G, 11ms ½ sine
Shock nonoperating:	IEC68-2-27 50G, 11ms, ½ sine
Altitude	IEC68-2-13 4571meter operating
Temperature operating	IEC68-2-1,2,14: Standard -20°C to +60°C
Extended Temp. option	MIL-810-501/502 Extended temperatur -40°C to +85°C
Temperature storage	IEC68-2-1,2,14: -65°C to +125°C *)

\*) The backupbattery is limited on -40°C to +85°C operating and storage temperature !

EMI / EMC Tests	Specification
-----------------	---------------

If all signals are externally filtered and assembled into a closed metallic case !

EMC emission EN61000-6-2:2001

Conducted disturbance	EN55022 Class B
-----------------------	-----------------

Radiated disturbance	EN55022 Class B
----------------------	-----------------

EMC immunity EN61000-6-2

Electrostatic discharge (ESD)	EN61000-4-2 Voltage = 4kV contact / 8kV air Criteria A
-------------------------------	--

Radiated RF-Field	EN61000-4-3 Level = 10V/m Criteria A
-------------------	--

Electrical fast transients (Burst)	EN61000-4-4 Grade 2: DC-Powerlines = 1000V (5/50ns) Grade 2: AC-Powerlines = 2000V (5/50ns) Grade 2: Signallines = 500V (5/50ns) Criteria B
------------------------------------	---

Surge	EN61000-4-5 Grade 2: DC-Powerlines = 1kV, (1.2/50us) Grade 2: AC-Powerlines = 2kV, (1.2/50us) Criteria B
-------	---

Conducted disturbances	EN61000-4-6 Voltage = 10V coupled by case Criteria A
------------------------	--

Security:	
-----------	--

e1:	Not planed
UL	Not planed
ETS 301	Not planed
CE/SEV	Yes
Safety	AR385-16



Any information is subject to change without notice.

## 2.5 BIOS History

<b>Version:</b>	<b>Date:</b>	<b>Status:</b>	<b>Modifications:</b>
V1.21	08.2001	Beta	DOC2000 support, IRQ15 enabled, FDD B off,
V1.22	09.2001	Released	IN10 disabled, LPT en/disable, date 1.1.2000 battery less
V1.23	10.2001	Released	INT10 in E- segment
V1.25	09.2002	Released	INT15, HD autodetect, CD-Rom support, default settings, no F1 stop if the floppy fails during boot up
V1.26	08.2003	Released	IrDA, Download BIOS, FFS, DOC2000 >92MB working now

## 2.6 *This product is “YEAR 2000 CAPABLE”*


This DIGITAL-LOGIC product is “YEAR 2000 CAPABLE”. This means, that upon installation, it accurately stores, displays, processes, provides and/or receives date data from, into, and between 1999 and 2000, and the 20. and 21. centuries, including leap year calculations, provided that all other technology used in combination with said product properly exchanges date data with it. DIGITAL-LOGIC makes no representation about individual components within the product should be used independently from the product as a whole. You should understand that DIGITAL-LOGIC’s statement that an DIGITAL-LOGIC product is “YEAR 2000 CAPABLE” means only that DIGITAL-LOGIC has verified that the product as a whole meet this definition when tested as a stand-alone product in a test lab, but does not mean that DIGITAL-LOGIC has verified that the product is “YEAR 2000 CAPABLE” as used in your particular situation or configuration. DIGITAL-LOGIC makes no representation about individual components, including software, within the product should they be used independently from the product as a whole.


DIGITAL-LOGIC customers use DIGITAL-LOGIC products in countless different configurations and in conjunction with many other components and systems, and DIGITAL-LOGIC has no way to test whether all those configurations and systems will properly handle the transition to the year 2000. DIGITAL-LOGIC encourages its customers and others to test whether their own computer systems and products will properly handle the transition to the year 2000.

The only proper method of accessing the date in systems is indirectly from the Real-Time-Clock via the BIOS. The BIOS in DIGITAL-LOGIC computerboards contain a century checking and maintenance feature that checks the last two significant digits of the year stored in the RTC during each BIOS request (INT 1A) to read the date and, if less than ‘80’ (i.e. 1980 is the first year supported by the PC), updates the century byte to ‘20’. This feature enables operating systems and applications using BIOS date/time services to reliably manipulate the year as a four-digit value.

## 2.7 Mechanical Dimensions

### 2.7.1 Board version V1.2





## 2.8 Incompatibilities to a standard PC/AT



- A. Do not use internal COM1/2 of the ELAN520 in the FIFO-Mode. AMD Errata**  
Some bits are lost in certain configurations of FIFO-Mode an in extended temperature ranges.  
Solution: Use the COM3/4 for FIFO Mode. Use a None-FIFO-Driver !
- B. PRETEC Cflash with the Toshiba controller (ACT...) are not working, with the HITACHI Controller (ACH...) are aorking fine. A bug fixed by PRETEC.**
- C. LINUX need a BIOS without INT15 service, otherwise the DRAM-Capacity is not well reported. Last observation was with BIOS V1.24.**

## 2.9 Related application notes


#	Description
84	Power consumption on Pentium / any other boards with attached drives (HDD, CD)

→ Application Notes are available at <http://www.digitallogic.com> ->support, or on any Application CD from DIGITAL-LOGIC.

## 2.10 Ordering codes

**To get the actual status of the partnumbers, customers are advised to ask for them via our sales department or distributors.**

2.11 Thermoscan



## 2.12 High frequency radiation (to meet EN55022 / EN61000)

Since the PC/104 CPU modules are very high integrated embedded computers, no peripheral lines are protected against the radiation of high frequency spectrum. To meet a typical EN55022 requirement, all peripherals, they are going outside of the computer case, must be filtered externally.

Typical signals, they must be filtered:

Keyboard: KBCLK, KBDATA, VCC  
 Mouse: MSCLK, MSDATA, VCC  
 COM1/2/3/4: All serial signals must be filtered  
 LPT: All parallel signals must be filtered  
 CRT: red,blue,green, hsync, vsynch must be filtered

Typical signals, they must not be filtered, since they are internally used:

IDE: connected to the harddisk  
 Floppy: connected to the floppy  
 LCD: connected to the internal LCD

### 1. For peripheral cables:

Use for all DSUB connector a filtered version. Select carefully the filter specifications. Place the filtered DSUB connector directly frontside and be shure that the shielding makes a good contact with the case.

9pin DSUB connector from AMPHENOL:	FCC17E09P	820pF
25pin DSUB connector from AMPHENOL:	FCC17B25P	820pF

### 2. For stackthrough applications:

Place on each peripheral signal line, they are going outside, a serial inductivity and after the inductivity a capacitor of 100pF to 1000pF to ground. In this case, no filtered connectors are needed. Place the filter directly under or behind the onboard connector.

Serial Inductivity:	TDK HF50ACB321611-T	100Mhz, 500mA, 1206 Case
Ground capacitor:	Ceramic Capacitor with 1000pF	

### Power supply:

Use a currentcompensated dualinductor on the 5V supply

SIEMENS B82721-K2362-N1 with 3.6A , 0.4mH

## 3 PC/104 BUS SIGNALS

Please note, that may not all of the signals are available on this board (check chapter "Description of the connectors")

### AEN, output

Address Enable is used to degate the microprocessor and other devices from the I/O channel to allow DMA transfers to take place. **low = CPU Cycle , high = DMA Cycle**

### BALE, output

Address Latch Enable is provided by the bus controller and is used on the system board to latch valid addresses and memory decodes from the microprocessor. This signal is used so that devices on the bus can latch LA17..23. The SA0..19 address lines latched internally according to this signal. BALE is forced high during DMA cycles.

### /DACK[0..3, 5..7], output

DMA Acknowledge 0 to 3 and 5 to 7 are used to acknowledge DMA requests (DRQ0 through DRQ7). They are **active low**. This signal indicates that the DMA operation can begin.

*Not available on ELAN520 (DACK5...7)*

### DRQ[0..3, 5..7], input

DMA Requests 0 through 3 and 5 through 7 are asynchronous channel requests used by peripheral devices and the I/O channel microprocessors to gain DMA service (or control of the system). A request is generated by bringing a DRQ line to an active level. A DRQ line must be held high until the corresponding DMA Request Acknowledge (DACK/) line goes active. DRQ0 through DRQ3 will perform 8-Bit DMA transfers; DRQ5-7 are used for 16 accesses.

*Not available on ELAN520 (DRQ5...7)*

### /IOCHCK, input

IOCHCK/ provides the system board with parity (error) information about memory or devices on the I/O channel. **low = parity error, high = normal operation**

### IOCHRDY, input

I/O Channel Ready is pulled low (not ready) by a memory or I/O device to lengthen I/O or memory cycles. Any slow device using this line should drive it low immediately upon detecting its valid address and a Read or Write command. Machine cycles are extended by an integral number of one clock cycle (67 nanoseconds). This signal should be held in the range of 125-15600nS. **low = wait, high = normal operation**

### /IOCS16, input

I/O 16 Bit Chip Select signals the system board that the present data transfer is a 16-Bit, 1 wait-state, I/O cycle. It is derived from an address decode. /IOCS16 is **active low** and should be driven with an open collector (300 ohm pull-up) or tri-state driver capable of sinking 20mA. The signal is driven based only on SA15-SAO (not /IOR or /IOW) when AEN is not asserted. In the 8 Bit I/O transfer, the default transfers a 4 wait-state cycle.

### /IOR, input/output

I/O Read instructs an I/O device to drive its data onto the data bus. It may be driven by the system microprocessor or DMA controller, or by a microprocessor or DMA controller resident on the I/O channel. This signal is **active low**.

### /IOW, input/output

I/O Write instructs an I/O device to read the data on the data bus. It may be driven by any microprocessor or DMA controller in the system. This signal is **active low**.

### IRQ[ 3 - 7, 9 - 12, 14, 15], input

These signals are used to tell the microprocessor that an I/O device needs attention. An interrupt request is generated when an IRQ line is **raised from low to high**. The line must be held high until the microprocessor acknowledges the interrupt request.

**/Master, input**

This signal is used with a DRQ line to gain control of the system. A processor or DMA controller on the I/O channel may issue a DRQ to a DMA channel in cascade mode and receive a /DACK.

***Not available on ELAN520***

**/MEMCS16, input**

MEMCS16 Chip Select signals the system board if the present data transfer is a 1 wait-state, 16-Bit, memory cycle. It must be derived from the decode of LA17 through LA23. /MEMCS16 should be driven with an open collector (300 ohm pull-up) or tri-state driver capable of sinking 20mA.

**/MEMR input/output**

These signals instruct the memory devices to drive data onto the data bus. /MEMR is active on all memory read cycles. /MEMR may be driven by any microprocessor or DMA controller in the system. When a microprocessor on the I/O channel wishes to drive /MEMR, it must have the address lines valid on the bus for one system clock period before driving /MEMR active. These signals are **active low**.

**/MEMW, input/output**

These signals instruct the memory devices to store the data present on the data bus. /MEMW is active in all memory read cycles. /MEMW may be driven by any microprocessor or DMA controller in the system. When a microprocessor on the I/O channel wishes to drive /MEMW, it must have the address lines valid on the bus for one system clock period before driving /MEMW active. Both signals are **active low**.

**OSC, output**

Oscillator (OSC) is a high-speed clock with a 70 nanosecond period (14.31818 MHz). This signal is not synchronous with the system clock. It has a 50% duty cycle. OSC starts 100µs after reset is inactive.

**RESETDRV, output**

Reset Drive is used to reset or initiate system logic at power-up time or during a low line-voltage outage. This signal is active high. When the signal is active all adapters should turn off or tri-state all drivers connected to the I/O channel. This signal is driven by the permanent Master.

**/REFRESH, input/output**

These signals are used to indicate a refresh cycle and can be driven by a microprocessor on the I/O channel. These signals are **active low**.

***ELAN520 pullup this signal with 1kΩ***

**SAO-SA19, LA17 - LA23 input/output**

Address bits 0 through 19 are used to address memory and I/O devices within the system. These 20 address lines, allow access of up to 1MBytes of memory. SAO through SA19 are gated on the system bus when BALE is high and are latched on the falling edge of BALE. LA17 to LA23 are not latched and addresses the full 16 MBytes range. These signals are generated by the microprocessors or DMA controllers. They may also be driven by other microprocessor or DMA controllers that reside on the I/O channel. The SA17-SA23 are always LA17-LA23 address timings for use with the MSCS16 signal. This is advanced AT96 design. The timing is selectable with jumpers LAXx or SAXx.

**/SBHE, input/output**

Bus High Enable (system) indicates a transfer of data on the upper byte of the data bus, XD8 through XD15. Sixteen-Bit devices use /SBHE to condition data-bus buffers tied to XD8 through XD15.

**SD[O..15], input/output**

These signals provide bus bits 0 through 15 for the microprocessor, memory, and I/O devices. DO is the least-significant Bit and D15 is the most significant Bit. All 8-Bit devices on the I/O channel should use DO through D7 for communications to the microprocessor. The 16-Bit devices will use DO through D15. To support 8-Bit device, the data on D8 through D15 will be gated to DO through D7 during 8-Bit transfers to these devices; 16-Bit microprocessor transfers to 8-Bit devices will be converted to two 8-Bit transfers.

**/SMEMR input/output**

These signals instruct the memory devices to drive data onto the data bus for the first MByte. /SMEMR is active on all memory read cycles. /SMEMR may be driven by any microprocessor or DMA controller in the

system. When a microprocessor on the I/O channel wishes to drive /SMEMR, it must have the address lines valid on the bus for one system clock period before driving /SMEMR active. The signal is **active low**.

#### **/SMEMW, input/output**

These signals instruct the memory devices to store the data present on the data bus for the first MByte. /SMEMW is active in all memory read cycles. /SMEMW may be driven by any microprocessor or DMA controller in the system. When a microprocessor on the I/O channel wishes to drive /SMEMW, it must have the address lines valid on the bus for one system clock period before driving /SMEMW active. Both signals are **active low**.

#### **SYSCLK, output**

This is a 8.25 MHz system clock. It is a synchronous microprocessor cycle clock with a cycle time of 167 nanoseconds. The clock has a 66% duty cycle. This signal should only be used for synchronization.

**Available on ELAN520, since boardversion V1.1**

#### **TC output**

Terminal Count provides a pulse when the terminal count for any DMA channel is reached. The TC completes a DMA-Transfer. This signal is expected by the onboard floppy disk controller. Do not use this signal, because it is internally connected to the floppy controller.

#### **/OWS, input**

The Zero Wait State (/OWS) signal tells the microprocessor that it can complete the present bus cycle without inserting any additional wait cycles. In order to run a memory cycle to a 16-Bit device without wait cycles, /OWS is derived from an address decode gated with a Read or Write command. In order to run a memory cycle to an 8-Bit device with a minimum of one-wait states, /OWS should be driven active one system clock after the Read or Write command is active, gated with the address decode for the device. Memory Read and Write commands to an 8-Bit device are active on the falling edge of the system clock. /OWS is **active low** and should be driven with an open collector or tri-state driver capable of sinking 20mA.

**Not available on ELAN520**

#### **12V +/- 5%**

used only for the flatpanel supply.

#### **GROUND = 0V**

used for the entire system.

#### **VCC, +5V +/- 0.25V**

for logic and harddisk/floppy supply.

➔ **For further Informations about PC/104 and PC/104plus, please refer to the PC/104 specification manual which is available on the internet. <http://www.digitallogic.com> (manuals)**

## 3.1 Bus levels

The bus currents are as follows:

<b>Output Signals:</b>	<b>IOH:</b>	<b>IOL:</b>
D0 - D16	8 mA	8 mA
A0 - A23	8 mA	8 mA
MR, MW, IOR, IOW, RES, ALE, AEN, C14	8 mA	8 mA
DACKx, DRQx, INTx, PSx, OPW	8 mA	8 mA

<b>Output Signals:</b>	<b>Logic Family:</b>	<b>Voltage:</b>
Input Signals:	ABT-Logic ViH (min.) = 2.15 V	ABT-Logic Vil (max.) = 0.85 V

## 4 DETAILED SYSTEM DESCRIPTION

This system has a system configuration based on the ISA architecture. Check the I/O and the memory map in this chapter.

### 4.1 Power Requirements

The power is connected through the PC/104 power connector; or the separate power connector on the board. The supply uses only the +5 Volts and ground connection.

**Warning:** Make sure that the power plug is wired correctly before supplying power to the board! A built-in diode protects the board against reverse polarity.

**Tolerance of 5V supply:** 5 volts  $\pm$  5%; Power-fail signal starts at  $\pm$  10 % of 5 volt norm and generates a reset status for the MICROSPACE PC.

**ATTENTION:** With the harddisk connected to the IDE 44pin interface, the power requirement is high. The peak current must be enough to spin up the HD-motor. The typical spin-up current of the harddisk is 0.8 - 1.5Amp at 5V. Too little current will drop the voltage to under 5 volts for a short time. Due to this undervoltage, the system or the harddisk stops or falters. The VGA could also be "snowy".

The precise power requirements of the MICROSPACE MSM586SL depend on a number of factors, including which functions are present on the board and which peripherals are connected to the board's I/O port. For example, AT-keyboards draw their power from the keyboard connector on the MICROSPACE MSM586SL board, and therefore add keyboard current to the total power drawn by the board from its power supply.

**Testenvironment for the powerconsumption measurement:**

## Peripherie:

Harddisk Hitachi Mod-DK23AA-60 DLAG: 890005  
 Monitor Compaq Mod-460  
 CompactFlash ONT-0515-0006 64MB DLAG: 890013  
 DOC2000 16 MB DLAG:  
 PS/2-KB Logitech Mod-iTouch Keyboard  
 PS/2-MS Logitech Mod-M-CAA43  
 Floppy TEAC Mod-FD-05HF

## Software:

MS-DOS v6.22  
 Win98SE  
 HCT for Win98 v8.1 PerformanceTesttool from MICROSOFT

**MSM586SL****Current at +5Volt supply at -30°C/+25°C/+85°C**

Mode	Memory	DLAG-Nr.	-30 °C	+25 °C	+85 °C
MSM586-SL (DLAG: 801340)			[mA]	[mA]	[mA]
<b>DOSv6.22: A:\</b>	32MB/2 = 16 MB	890645 SDRAM	970	880	870
	32 MB	890655 SDRAM	950	860	850
	64 MB	890654 SDRAM	970	880	850
<b>DOSv6.22: EDIT running</b> Autoexec.bat	32MB/2 = 16 MB	890645 SDRAM	970	880	880
	32 MB	890655 SDRAM	950	870	860
	64 MB	890654 SDRAM	970	890	870
<b>Win98SE: Desktop</b>	32MB/2 = 16 MB	890645 SDRAM	940	860	860
	32 MB	890655 SDRAM	950	860	850
	64 MB	890654 SDRAM	960	880	880
<b>Win98SE: HCT v8.1</b> System\Stress\Disk (Stress) c:\	32MB/2 = 16 MB	890645 SDRAM	1290	1190	1150
	32 MB	890655 SDRAM	1240	1190	1160
	64 MB	890654 SDRAM	1270	1200	1200

**4.1.1 Minimum Power-OFF time:**

If the power is switched off, the off period must be minimum 10sec !  
 All capacitors must be fully discharged before a new power on is performed.

**4.2 CPU, Boards and RAMs****4.2.1 CPUs of this MICROSPACE Product**

Processor:	Type:	Clock:	Landmark MHz:	Landmark Units:
ELAN520	AMD	133 MHz		

**4.2.2 Numeric Coprocessor**

Is integrated into the ELAN520.

**4.2.3 DRAM Memory**

<b>Speed:</b>	70ns
<b>Size:</b>	SDRAM
<b>Bits:</b>	32 Bit
<b>Capacity:</b>	32/64
<b>Bank:</b>	1

## 4.3 Interface

### 4.3.1 Keyboard AT compatible and PS/2 Mouse

Pin	Signal
Pin 1	Speaker out
Pin 2	GND
Pin 3	Ext. reset input
Pin 4	VCC
Pin 5	Keyb. Data
Pin 6	Keyb. Clock
Pin 7	GND
Pin 8	External battery 3.0V
Pin 9	Mouse Clock (PS/2)
Pin 10	Mouse Data (PS/2)

### 4.3.2 Line Printer Port LPT1

A standard bi-directional LPT port is integrated into the MICROSPACE PC.

Further information about these signals is available in numerous publications, including the IBM technical reference manuals for the PC and AT computers and from some other reference documents.

The current is:        IOH = 12 mA        IOL = 24mA

The SUPER I/O 37B787 may be programmed via software commands.

### 4.3.3 Serial Ports COM1 - COM4

The serial channels are fully compatible with 16C550 UARTS. COM1 is the primary serial port, and is supported by the board's ROM-BIOS as the PC-DOS 'COM1' device. The secondary serial port is COM2; it is supported as the 'COM2' device.

Standard:            COM 1/2:    ELAN520:            2 x 16C550 compatible serial interfaces  
                           COM 3/4:    37B787:            2 x 16C550 compatible serial interfaces

#### Serial Port Connectors COM1, COM2, COM3, COM4

Pin	Signal Name	Function	in/out	DB25 Pin	DB9 Pin
1	CD	Data Carrier Detect	in	8	1
2	DSR	Data Set Ready	in	6	6
3	RXD	Receive Data	in	3	2
4	RTS	Request To Send	out	4	7
5	TXD	Transmit Data	out	2	3
6	CTS	Clear to Send	in	5	8
7	DTR	Data TerminalReady	out	20	4
8	RI	Ring Indicator	in	22	9
9	GND	Signal Ground		7	5

The serial port signals are compatible with the RS232C specifications.

### 4.3.3.1 RS485 remark

#### 4.3.3.1.1 RS-485

RS-485 is a multi-drop extension to the RS-422 standard. It uses differential signals on twisted pairs for receive and transmit.

RS-485 systems can be half duplex 2-wire systems (one twisted pair plus signal common/ground) or full duplex 4-wire systems. A RS-485 transmitter driver is activated to send data and is set to a high impedance tri-state at the end of transmission. Driver control can be automatic using a Send Data circuit, or manual by setting the RTS line or UART RTS control high for transmit, then low at the end of transmission. In a half duplex 2-wire system, the receiver is set to receive except when transmitting.

In a 2-wire system, all slaves and masters are normally in the receive mode. When one master transmits, all slaves and masters receive the signal and response, and all slaves must be able to ignore commands and responses to/from other slaves. Each slave must wait until transmit is finished plus a delay (for bus turn-around), before responding.

In a 4-wire system, all slaves are connected to the transmitter of the master(s). All slaves connect to the receiver of the master(s). Each slave must respond only to commands addressed to it, but no turn-around delay is needed. The slave can start responding immediately, even while receiving. Other slaves never hear each other's responses.


#### 4.3.3.1.2 RTS Control

RTS Control is relevant only if you are converting to 2-wire RS485 (where the serial UART is a Master or a Slave) or to 4-wire RS485 (where the serial UART is a Slave). It is not required for RS422 which is a point to point system only and on which the driver is permanently enabled.

**RTS Control is a method with which the RS232 device (typically a PC) tells an RS232-RS485 converter chip when it should enable its RS485 driver**, i.e. when it should be transmitting. There is no technical reason why the converter cannot determine this by itself but it increases the cost of the converter. It also makes it sensitive to the baud rate and character length (the number of bits).

With the LTC485 device, which is an interface converter chip only and does not monitor the data, an external signal is required. When providing RTS Control, the RS232 device raises its RTS output immediately before it starts to communicate, and drops it after the last stop bit of the message has been transmitted. The serial UART uses this signal to control its RS485 driver. The advantages of using RTS Control is that the control is simpler and therefore cheaper, and it does not care about the baud rate (within its limits) or the number of bits, parity, etc.

The following diagram illustrates a message comprising of two characters and the RTS Control signal which would be required to successfully transmit this message. Both characters are shown as 8-bit data (or 7 bits with parity).



A more sophisticated converter does not need RTS Control because it generates it internally by monitoring the data with a microprocessor. But you have to configure the baud rate etc on the converter.


**The RTS Control function has to be written into the application program** and is not an operating system function which you can configure in e.g. the Windows Control Panel. Many RS485-oriented application programs have it, particularly those written for industrial applications. Some like LapLink or Therm95 do not. The only way to establish if a particular application program provides RTS Control is to ask the programmer who wrote it, or the vendor. If this is not possible, and no reliable information is available, you should assume that RTS Control is not available and choose an "ADE" converter.

Do not confuse RTS Control with the more common operating mode of the RTS signal which is hardware flow control and which is unsuitable for controlling an RS232-RS485 converter.

**4.3.3.1.3 If you are a software developer:**

It is a lot easier to get the RTS turn-off timing exact under MS-DOS than under Windows. Under MS-DOS, simply wait for both the TX-buffer-empty and all-sent UART flags to go true and then drop RTS. Under Windows, you can use various timing methods (none of which will be precise) or configure the converter to have its receiver always enabled (so you receive your own transmit data) and when you have received the last character of your transmission, drop RTS. The required RTS turn-off accuracy depends on how fast the slave device responds; if it starts transmitting its response within 1 bit of the end of your transmission then it may be impossible to do this under Windows and an ADE converter will be required. If however it does not start its response for e.g. 10ms then (at 9600 baud) a simple timer should be sufficient. The Windows NT (and higher) comms API offers a "RTS control" function but this is reliable only within 10ms or so. KK Systems user-programmable products (KD485-PROG and PPC) contains special functions to assist with precise driver turnoff.

**4.3.3.1.4 RTS Control – Illustration**



#### 4.3.4 Floppy Disk Interface

The onboard floppy disk controller and ROM-BIOS support **one** floppy disk drive in any of the standard PC-DOS and MS-DOS formats shown in the table .

##### Supported Floppy Formats

Capacity	Drive size	Tracks	Data rate	DOS version
1.2 MB	5-1/4"	80	500 KHz	3.0 - 6.22
720 K	3-1/2"	80	250 KHz	3.2 - 6.22
1.44 M	3-1/2"	80	500 KHz	3.3 - 6.22

##### Floppy Interface Configuration

The desired configuration of floppy drives (number and type) must be properly initialized in the board's CMOS - configuration memory. This is generally done by using CTRL / ALT / S at bootup time.

##### Floppy Interface Connector

The table shows the pinout and signal definitions of the board's floppy disk interface connector. It is identical in pinout to the floppy connector of a standard AT. Note that, as in a standard PC or AT, both floppy drives are jumpered to the same drive select: as the 'second' drive. The drives are uniquely selected as a result of a swapping of a group of seven wires (conductors 10-16) that must be in the cable between the two drives. The seven-wire swap goes between the computer board and drive 'A'; the wires to drive 'B' are unswapped (or swapped a second time). The 26 pin high density (1mm pitch FCC) connector has only one drive and motor select. The onboard jumper defines the drive A:

##### Floppy Disk Interface Technology

We only support CMOS drives. That means that the termination resistors are 1 kohm. 5 1/4"-drives are not recommended (TTL interface).

The 26 pin connector: FFC/FPC 0.3mm thick 1.0mm (0.039") pitch (MOLEX 52030 Serie)

##### Floppy Disk Interface Connector

FD26: Pin	Signal Name	Function	in/out
1	VCC	+5 volts	
2	IDX	Index Pulse	in
3	VCC	+5 volts	
4	DS2	Drive Select 2	out
5	VCC	+5 volts	
6	DCHG	Disk Change	in
10	M02	Motor On 2	out
12	DIRC	Direction Select	out
14	STEP	Step	out
16	WD	Write Data	out
17	GND	Signal grounds	
18	WE	Write Enable	out
19	GND	Signal grounds	
20	TRKO	Track 0	in
21	GND	Signal grounds	
22	WP	Write Protect	in
23	GND	Signal grounds	
24	RDD	Read Data	in
25	GND	Signal grounds	
26	HS	Head Select	out

### 4.3.5 Speaker interface

One of the board's CPU device provides the logic for a PC compatible speaker port. The speaker logic signal is buffered by a transistor amplifier, and provides approximately 0.1 watt of audio power to an external 8 ohm speaker. Connect the speaker between VCC and speaker output to have no quiescent current.

## 4.4 Controllers

### 4.4.1 Interrupt Controllers

An 8259A compatible interrupt controller, within the ELAN520 chipset, provides seven prioritized interrupt levels. Some of these IRQ's are normally associated with the board's onboard device interfaces and controllers, and several are available on the AT expansion bus.

Interrupt	PIRQ	Sources:	onboard used:
IRQ0		ROM-BIOS clock tick function, from timer 0	yes
IRQ1	PIRQ1	Keyboard controller output buffer full	yes
IRQ2		Used for cascade 2. 8259	yes
IRQ3	PIRQ3	COM2 serial port; (COM C or COM D)	yes
IRQ4	PIRQ4	COM1 serial port; (COM C or COM D)	yes
IRQ5	PIRQ5	Free for user; (COM C or COM D)	(yes) *
IRQ6	PIRQ6	Floppy controller	yes
IRQ7	PIRQ7	LPT1 parallel printer; (COM C or COM D)	yes*
IRQ8	PIRQ8	Battery backed clock	yes
IRQ9	PIRQ9	Free for user	no
IRQ10	PIRQ10	<b>Harddisk IDE</b>	yes *
IRQ11	PIRQ0	Free for user	no *
IRQ12	PIRQ2	PS/2 mouse	yes
IRQ13		Math. coprocessor	yes
IRQ14	PIRQ10	Harddisk IDE	yes
IRQ15	PIRQ8	Free for user <b>(HIGH ACTIVE)</b>	no

- \* It may depends on the BIOS settings configuration

## 4.5 Timers and Counters

### 4.5.1 Programmable Timers

An 8253 compatible timer/counter device is also included in the board's ASIC device. This device is utilized in precisely the same manner as in a standard AT implementation. Each channel of the 8253 is driven by a 1.190 MHz clock, derived from a 14.318 MHz oscillator, which can be internally divided in order to provide a variety of frequencies.

Timer 2 can also be used as a general purpose timer if the speaker function is not required.

#### Timer Assignment

Timer	Function
0	ROM-BIOS clock tick (18.2 Hz)
1	DRAM refresh request timing (15 $\mu$ s)
2	Speaker tone generation time base

### 4.5.2 Battery backed clock (RTC)

An AT compatible date/time clock is located within the chipset. The device also contains a CMOS static RAM, compatible with that in standard ATs. System configuration data is normally stored in the clock chip's CMOS RAM in a manner consistent with the convention used in other AT compatible computers.

The battery-backed clock can be set by using the DIGITAL-LOGIC AG SETUP at boot-time.

### 4.5.3 External battery assembling:

If customer wants to connect an external battery (check for the appropriate connector in the chapter **Fehler! Verweisquelle konnte nicht gefunden werden. DESCRIPTION OF THE CONNECTORS**), then some precautions have to be made:

- The RTC device (ELAN520) defines a voltage level of 2.0V...3.3V. So do use an external battery (voltage >2.3V...<3.6V), which will be in this range (inclusive the Schottky-diode which is already assembled onboard)

#### Recommended assembling:


**Battery 3.0V with an additional silicon diode in series (least battery discharge)**

#### 4.5.3.1 Since MSM586SL Version V1.0

Battery specs:				
Manufacturer:	MAXELL			
Type:	ER10/28			
Nominal values:	3.6V / 410mAh / -55°C...~+85°C			

Information taken from the datasheet of MAXELL ER10/28

PRODUCT:	Temperatur °C	Battery voltage V	VCC (+5V) switched ON µA	VCC (+5V) switched OFF µA
<b>MSM586SEV</b>				
Battery current:	+25 °C	3.65	0.00	7.85
	-40 °C	3.52	0.00	5.48
	+85 °C	3.78	4.37	40.31
Battery-Lifetime:	+25 °C		> 10	4.5year
	-40 °C		> 10	5.2year
	+85 °C		> 10	1.0year



#### 4.5.4 Watchdog

- The watchdog function is an implemented function of the ELAN520 and must be set/triggered by the application
- The watchdog is hardware triggered and will be activated also in case of a hanging system
- The watchdog is programmable between 0.5ms and 32sec
- The RESWDOG.CCP is a programming sample of how to do implement it into the customer's application. Any comments/explanations are integrated inside the file.
- There are no hardware modification necessary on the delivered and future boards to support watchdog function. This will be the standard watchdog function on our MSM586Sxx.

#### RESWDOG

```

#include <stdio.h>
#include <conio.h>
#include <dos.h>

void main()
{
unsigned char kk;
unsigned int tt = 0x10;//timeout = 4 Sec.
//TIMEOUT values:
// tt = 0 - invalid value
// tt = 0x01 - 0.5 uSec
// tt = 0x02 - 0.5 mSec
// tt = 0x04 - 1.0 Sec
// tt = 0x08 - 2.0 Sec
// tt = 0x10 - 4.0 Sec
// tt = 0x20 - 8.0 Sec
// tt = 0x40 - 16.0 Sec
// tt = 0x80 - 32.0 Sec

//pointer to address of WATCHDOG Timer Control
unsigned int far *ff = (unsigned int far*)MK_FP(0xE000,0xFCB0);//E000:FCB0

printf("Press ESC to quit\n");
//initialization sequence, enable WATCHDOG and assign the timeout (tt)
*ff = 0x3333;
*ff = 0xCCCC;
*ff = 0xC000 | tt;

//program body - user code
while(1)
{
if(kbhit())
{
if(getch() == 0x1B)return;//return to OS. In this sample,
//PC will reboot after 4 Sec.
}
printf("%02X\r",kk++);//nothing, just to do something
//.....
//"magic" sequence, for cleaning WATCHDOG counter
//the timing interval between such sequences must be
//not less than watchdog timeout(for this sample < 4 Sec)
*ff = 0xAAAA;
*ff = 0x5555;
}
}

```

## 4.6 Boottime

### Testenvironment for the powerconsumption measurement:

#### Peripherie:

Harddisk Hitachi Mod-DK23AA-60 DLAG: 890005  
 Monitor Compaq Mod-460  
 CompactFlash ONT-0515-0006 64MB DLAG: 890013  
 DOC2000 16 MB DLAG:  
 PS/2-KB Logitech Mod-iTouch Keyboard  
 PS/2-MS Logitech Mod-M-CAA43  
 Floppy TEAC Mod-FD-05HF

#### Software:

MS-DOS v6.22  
 Win98SE  
 HCT for Win98 v8.1 PerformanceTesttool from MICROSOFT

#### Boot time:

Description of the system	Boot Time
MSM586SL (DLAG: 801340) mit 64 MB SDRAM (890654)	Time [s]
<b>Boot from Floppydisk:</b>	
Boot from Setup-Disk1 MS-DOS v6.22 to „starting MS-DOS“ - Prompt.	12
Boot from Setup-Disk1 MS-DOS v6.22 to the „welcome screen of the setup“	34
Boot from „(Sys a:)-Disk“ to „A:/>“-Prompt.	19
<b>Boot from Harddisk-Hitachi Mod-DK233AA-60:</b>	
Boot from Harddisk to „Win98SE: Windows-Login“-Prompt.	47
<b>Boot from CompactFlash ONT-0515-0006 64MB:</b>	
Boot from CF to „starting MS-DOS“-Prompt.	12
Boot from CF to „C:\>“-Prompt.	26
<b>Boot from DOC2000 16MB – Bios: DOC BASE = D0000h:</b>	
Boot from DOC2000 to WinCE-Desktop	20

All test are done with a MSM586SL V1.1 bios version 1.26 with a MSMVGA board.

## 5 BIOS

**More details are available in the separate BIOS manual on our CD and homepage !**

### 5.1 ROM-BIOS sockets

An EPROM socket with 8 Bit wide data access normally contains the board's AT compatible ROM-BIOS. The socket takes a 29F40 EPROM (or equivalent) device. The board's wait-state control logic automatically inserts four memory wait states in all CPU accesses to this socket.

The ROM-BIOS sockets occupies the memory area from C0000H through FFFFFh; however, the board's ASIC logic reserves the entire area from C0000h through FFFFFh for onboard devices, so that this area is already usable for ROM-DOS and BIOS expansion modules.

Consult the appropriate address map for the MICROSPACE MSM586SL ROM-BIOS sockets.

### 5.2 Standard BIOS ROM

Core BIOS device:	29F040	(U111) socket
MAP:	E0000 - FFFFFh CC000 - CFFFFh	BIOS from INSUDE SOFT 128k Reserved

### 5.3 EEPROM Memory for Setup

The EEPROM is used for setup and configuration data, stored as an alternative to the CMOS-RTC. Optionally, the EEPROM setup driver may update the CMOS RTC, if the battery is running down and the checksum error would appear and stop the system. The capacity of the EEPROM is 2 kByte.

Organisation of the 2048Byte EEPROMs:

Address MAP:	Function:
0000h	<b>CMOS-Setup valid (01=valid)</b>
0001h	<b>Reserved</b>
0003h	<b>Flag for DLAG-Message (FF=no message)</b>
0010h-007Fh	<b>Copy of CMOS-Setup data</b>
0080h-00FFh	<b>reserved for AUX-CMOS-Setup</b>
0100h-010Fh	<b>Serial-Number</b>
0110h-0113h	Production date (year/day/month)
0114h-0117h	1. Service date (year/day/month)
0118h-011Bh	2. Service date (year/day/month)
011Ch-011Fh	3. Service date (year/day/month)
0120h-0122h	Booterrors (Autoincremented if any booterror occurs)
0123h-0125h	Setup Entries (Autoincremented on every Setup entry)
0126h-0128h	Low Battery (Autoincremented everytime the battery is low, EEPROM -> CMOS)
0129h-012Bh	Startup (Autoincremented on every poweron start)
0130h	Number of 512k SRAM
0131h	Number of 512k Flash
0132h/0133h	BIOS Version (V1.4 => [0132h]:= 4, [0133h]:=1)
0134h/0135h	BOARD Version (V1.5 => [0124h]:=5, [0125h]:=1)
0136h	BOARD TYPE ('M'=PC/104, 'E'=Euro, 'W'=MSWS, 'S'=Slot, 'C'=Custom, 'X'= smart-Core or smartModule)
0137h	CPU TYPE: (01h=ELAN300/310, 02h=ELAN400, 05h=P5, 08h=P3, 09h=Elan520, 10h=P-M).
0200h-03FFh	<b>Reserved</b>
0200h-027Fh	Reserved
0400h-07FFh	<b>Free for Customer's use</b>

### 5.3.1 BIOS CMOS Setup

If wrong setups are memorized in the CMOS-RAM, the default values will be loaded after resetting the RTC/CMOS-RAM with the CMOS-RESET jumper. If the battery is down, it is always possible to start the system with the default values from the BIOS.

#### WARNING:

On the next setup pages (switch with TAB) the values for special parameters are modifiable. Normally the parameters are set correctly by DIGITAL-LOGIC AG. Be very careful in modifying any parameter since the system could crash. Some parameters are dependent on the CPU type. The cache parameter is always available, for example. So, if you select too few wait states, the system will not start until you reset the CMOS-RAM using the RAM-Reset jumper, but the default values are reloaded. If you are not familiar with these parameters, do not change anything!

## 5.4 CMOS RAM Map

Systems based on the industry-standard specification include a battery backed Real Time Clock chip. This clock contains at least 64 bytes of non-volatile RAM. The system BIOS uses this area to store information including system configuration and initialization parameters, system diagnostics, and the time and date. This information remains intact even when the system is powered down.

The BIOS supports 128 bytes of CMOS RAM. This information is accessible through I/O ports 70h and 71h. CMOS RAM can be divided into several segments:

- Locations 00h – 0Fh contain real time clock (RTC) and status information
- Locations 10h – 2Fh contain system configuration data
- Locations 30h – 3Fh contain System BIOS-specific configuration data as well as chipset-specific information
- Locations 40h – 7Fh contain chipset-specific information as well as power management configuration parameters

The following table provides a summary of how these areas may be further divided.

Beginning	Ending	Checksum	Description
00h	0Fh	No	RTC and Checksum
10h	2Dh	Yes	System Configuration
2Eh	2Fh	No	Checksum Value of 10h – 2Dh
30h	33h	No	Standard CMOS
34h	3Fh	No	Standard CMOS – SystemSoft Reserved
40h	5Bh	Yes	Extended CMOS – Chipset Specific
5Ch	5Dh	No	Checksum Value of 40h – 5Bh
5Eh	6Eh	No	Extended CMOS – Chipset Specific
6Fh	7Dh	Yes	Extended CMOS – Power Management
7Eh	7Fh	No	Checksum Value of 6Fh – 7Dh

Location	Description
00h	Time of day (seconds) specified in BCD
01h	Alarm (seconds) specified in BCD
02h	Time of Day (minutes) specified in BCD
03h	Alarm (minutes) specified in BCD
04h	Time of Day (hours) specified in BCD
05h	Alarm (hours) specified in BCD
06h	Day of week specified in BCD
07h	Day of month specified in BCD
08h	Month specified in BCD
09h	Year specified in BCD
0Ah	Status Register A Bit 7 = Update in progress Bits 6-4 = Time based frequency divider Bits 3-0 = Rate selection bits that define the periodic interrupt rate and output frequency.
0Bh	Status Register B Bit 7 = Run/Halt - Run - Halt Bit 6 = Periodic Timer - Disable - Enable Bit 5 = Alarm Interrupt - Disable - Enable Bit 4 = Update Ended Interrupt - Disable - Enable Bit 3 = Square Wave Interrupt - Disable - Enable Bit 2 = Calendar Format - BCD - Binary Bit 1 = Time Format - 12-Hour - 24-Hour Bit 0 = Daylight Savings Time - Disable 1 Enable
0Ch	Status Register C Bit 7 = Interrupt Flag Bit 6 = Periodic Interrupt Flag Bit 5 = Alarm Interrupt Flag Bit 4 = Update Interrupt Flag Bits 3-0 = Reserved
0Dh	Status Register D Bit 7 = Real Time Clock - Lost Power 1 Power

Continued...

## CMOS Map Continued...

Location	Description
0Eh	CMOS Location for Bad CMOS and Checksum Flags bit 7 = Flag for CMOS Lost Power 0 = Power OK 1 = Lost Power bit 6 = Flag for CMOS checksum bad 0 = Checksum is valid 1 = Checksum is bad
0Fh	Shutdown Code
10h	Diskette Drives bits 7-4 = Diskette Drive A 0000 = Not installed 0001 = Drive A = 360 K 0010 = Drive A = 1.2 MB 0011 = Drive A = 720 K 0100 = Drive A = 1.44 MB 0101 = Drive A = 2.88 MB bits 3-0 = Diskette Drive B 0000 = Not installed 0001 = Drive B = 360 K 0010 = Drive B = 1.2 MB 0011 = Drive B = 720 K 0100 = Drive B = 1.44 MB 0101 = Drive B = 2.88 MB
11h	Reserved
12h	Fixed (Hard) Drives bits 7-4 = Hard Drive 0, AT Type 0000 = Not installed - Types 1 – 14 1111 = Extended drive types 16-44. See location 19h. bits 3-0 = Hard Drive 1, AT Type 0000 = Not installed - Types 1 – 14 1111 = Extended drive types 16-44. See location 2Ah. See the <i>Fixed Drive Type Parameters Table</i> in Chapter 2 for information on drive types 16-44.
13h	Reserved

Continued...

## CMOS Map Continued...

Location	Description
14h	Equipment bits 7-6 = Number of Diskette Drives 00 = One diskette drive 01 = Two diskette drives 10, 11 = Reserved bits 5-4 = Primary Display Type 00 = Adapter with option ROM 01 = CGA in 40 column mode 10 = CGA in 80 column mode 11 = Monochrome bits 3-2 = Reserved bit 1 = Math Coprocessor Presence 0 = Not installed 1 = Installed bit 0 = Bootable Diskette Drive 0 = Not installed 1 = Installed
15h	Base Memory Size (in KB) – Low Byte
16h	Base Memory Size (in KB) – High Byte
17h	Extended Memory Size in (KB) – Low Byte
18h	Extended Memory Size (in KB) – High Byte
19h	Extended Drive Type – Hard Drive 0 See the <i>Fixed Drive Type Parameters Table</i> in Chapter 2 for information on drive types 16-44.
1Ah	Extended Drive Type – Hard Drive 1 See the <i>Fixed Drive Type Parameters Table</i> in Chapter 2 for information on drive types 16-44.
1Bh	Custom and Fixed (Hard) Drive Flags bits 7-6 = Reserved bit 5 = Internal Floppy Diskette Controller 0 = Disabled 1 = Enabled bit 4 = Internal IDE Controller 0 = Disabled 1 = Enabled bit 3 = Hard Drive 0 Custom Flag 0 = Disable 1 = Enabled bit 2 = Hard Drive 0 IDE Flag 0 = Disable 1 = Enabled bit 1 = Hard Drive 1 Custom Flag 0 = Disable 1 = Enabled bit 0 = Hard Drive 1 IDE Flag 0 = Disable 1 = Enabled

Continued...

## CMOS Map Continued...

Location	Description
1Ch	Reserved
1Dh	EMS Memory Size Low Byte
1Eh	EMS Memory Size High Byte
1Fh – 24h	Custom Drive Table 0 These 6 bytes (48 bits) contain the following data:  Cylinders Landing Zone                   10 bits Write Precomp               10 bits Heads Sectors/Track               8 bits
1Fh	Byte 0 bits 7-0 = Lower 8 Bits of Cylinders
20h	Byte 1 bits 7-2 = Lower 6 Bits of Landing Zone bits 1-0 = Upper 2 Bits of Cylinders
21h	Byte 2 bits 7-4 = Lower 4 Bits of Write Precompensation bits 3-0 = Upper 4 Bits of Landing Zone
22h	Byte 3 bits 7-6 = Reserved bits 5-0 = Upper 6 Bits of Write Precompensation
23h	Byte 4 bits 7-0 = Number of Heads
24h	Byte 5 bits 7-0 = Sectors Per Track
25h – 2Ah	Custom Drive Table 1 These 6 bytes (48 bits) contain the following data:  Cylinders Landing Zone                   10 bits Write Precomp               10 bits Heads Sectors/Track               8 bits
25h	Byte 0 bits 7-0 = Lower 8 Bits of Cylinders
26h	Byte 1 bits 7-2 = Lower 6 Bits of Landing Zone bits 1-0 = Upper 2 Bits of Cylinders
27h	Byte 2 bits 7-4 = Lower 4 Bits of Write Precompensation bits 3-0 = Upper 4 Bits of Landing Zone

Continued...

## CMOS Map Continued...

Location	Description
28h	Byte 3 bits 7-6 = Reserved bits 5-0 = Upper 6 Bits of Write Precompensation
29h	Byte 4 bits 7-0 = Number of Heads
2Ah	Byte 5 bits 7-0 = Sectors Per Track
2Bh	Boot Password bit 7 = Enable/Disable Password 0 = Disable Password 1 = Enable Password bits 6-0 = Calculated Password
2Ch	SCU Password bit 7 = Enable/Disable Password 0 = Disable Password 1 = Enable Password bits 6-0 = Calculated Password
2Dh	Reserved
2Eh	High Byte of Checksum – Locations 10h to 2Dh
2Fh	Low Byte of Checksum – Locations 10h to 2Dh
30h	Extended RAM (KB) detected by POST – Low Byte
31h	Extended RAM (KB) detected by POST – High Byte
32h	BCD Value for Century
33h	Base Memory Installed bit 7 = Flag for Memory Size 0 = 640KB 1 = 512KB bits 6-0 = Reserved
34h	Minor CPU Revision Differentiates CPUs within a CPU type (i.e., 486SX vs 486 DX, vs 486 DX/2). This is crucial for correctly determining CPU input clock frequency. During a power on reset, Reg DL holds minor CPU revision.
35h	Major CPU Revision Differentiates between different CPUs (i.e., 386, 486, Pentium). This is crucial for correctly determining CPU input clock frequency. During a power on reset, Reg DH holds major CPU revision.
36h	Hotkey Usage bits 7-6 = Reserved bit 5 = Semaphore for Completed POST bit 4 = Semaphore for 0 Volt POST (not currently used) bit 3 = Semaphore for already in SCU menu bit 2 = Semaphore for already in PM menu bit 1 = Semaphore for SCU menu call pending bit 0 = Semaphore for PM menu call pending
40h-7Fh	Definitions for these locations vary depending on the chipset.

## 5.5 EEPROM saved CMOS Setup

The EEPROM has different functions, as listed below:

- Backup of the CMOS-Setup values.
- Storing system informations like: version, production date, customisation of the board, CPU type.
- Storing user/application values.

The EEPROM will be updated NOT automatically after exiting the BIOS setup menu. The system will operate also without any CMOS battery. While booting up, the CMOS is automatically updated with the EEPROM values.

To store your defined configuration to the EEPROM, you have to apply "save to EEPROM" in the menu "exit".

To get the real default values (factory settings), please use the tool "DEFAULT.EXE" which is located on the product CD or the download area in the support center.

- The user may access the EEPROM through the [INT15 special functions](#). The system information are read only information. To read, use the [SFI functions](#).

## 5.6 CORE - BIOS download function

**Before downloading a BIOS, please check as follows:**

Make a MSDOS 6.22 bootable diskette including the following files:

- DELEP520.EXE
- Flash520.exe
- core BIOS (M520xxx.cor)
- lcd\_file.000

### **IMPORTANT:**

*Do not use boot disks created in a Windows operating system. If you do not have a MSDOS 6.22 disk available, you can download a boot disk from [www.bootdisk.com](http://www.bootdisk.com).*

### **5.6.1 CORE BIOS download function**

- Select the SHADOW option in the BIOS, for a BIOS and VGA (if this option is available).
- Disable the EMM386 or other memory managers in the CONFIG.SYS of your bootdisk.
- Make sure, that the FLASH520.EXE programm and the BIOS to download are on the same path and directory!
- Boot the DOS without config.sys & autoexec.bat -> press "F5" while starting DOS boot.
- Is the empty disk space, where the download tool is located, larger than 64kB (for safe storage)
- Is the floppydisk not write-protected

**Start the DOWNLOADING process:**

1. Start the system with the bootable diskette. If you do not have a bootable diskette or floppy drive, you may can start in DOS mode by pressing the F5 key to disable the autoexec.bat and config.sys.
2. Run DELEP520.EXE to clear the CMOS and the EEPROM

**IF YOU DO NOT RUN THE DELEP520.EXE, THE SYSTEM WILL BE DESTROYED DURING THE BIOS UPGRADE!**

3. Run Flash520.exe M520xxxx.cor
4. If the bios download is finished you have to power off the system
5. After power on the system, press "Ctrl" + "ALT" + "S" to enter the setup, set the default values and exit the setup with "save and reboot"
6. Power off the system
7. Now the download procedure is finished

**If the download does not work:**

- Check, if no EMM386 is loaded.
- Check, if no peripheral card is in the system, which occupies the same memory range. Disconnect this card.
- If the download is stopped or not completed, make only a warm boot and repeat the steps or download another file. As the video is may shadowed, everything is visible and a cold boot would clear the screen and nothing would be visible afterwards.

<b>Product:</b>	<b>BIOS-Core download</b>	<b>VGA-BIOS download</b>	<b>BIOS-Ext. download</b>
File-Extension:	*.COR	*.V40 ,*.V45 *.V48 depending on the product	*.BIN
BIOS Size:	128k	32k	32k
Addressrange:	E0000 - FFFFFh	C0000 – C7FFFh	C8000 - CFFFFh
MSM586SEN / SEV / SL	flash520.exe	flash520.exe	-

## 5.7 Memory

### 5.7.1 System Memory Map

The ELAN520 CPU used as central processing unit on the MICROSPACE has a memory address space which is defined by 32 address bits. Therefore, it can address 1 GByte of memory. The memory address MAP is as follows:

#### CPU

Address:	Size:	Function / Comments:
000000 - 09FFFFh	640 KBytes	Onboard DRAM for DOS applications
0A0000 - 0BFFFFh	128 KBytes	CGA, EGA, LCD Video RAM 128kB
0C0000 - 0CBFFFh	48 KBytes	Not available
0CC000 - 0CFFFFh	16 KBytes	BIOS extensions selected by the hardware
0D0000 - 0D4000h	16 KBytes	free for user
0D4000 - 0D8000h	16 KBytes	free for user
0D8000 - 0DFFFFh	32 KBytes	free for user
0E0000 - 0EFFFFh	64 KBytes	BIOS
0F0000 - 0FFFFFFh	64 KBytes	BIOS
100000 - 1FFFFFFh	1 MByte	DRAM for extended onboard memory
200000 - FFFFFFFh	14 MBytes	DRAM for extended onboard memory

See also BIOS manual for additional details

### 5.7.2 System I/O map

The following table shows the detailed listing of the I/O port assignments used in the MICROSPACE board:

I/O Ad- dress	Read/Write Status	Description
0000h	R / W	DMA channel 0 address byte 0 (low), then byte 1
0001h	R / W	DMA channel 0 word count byte 0 (low), then byte 1
0002h	R / W	DMA channel 1 address byte 0 (low), then byte 1
0003h	R / W	DMA channel 1 word count byte 0 (low), then byte 1
0004h	R / W	DMA channel 2 address byte 0 (low), then byte 1
0005h	R / W	DMA channel 2 word count byte 0 (low), then byte 1
0006h	R / W	DMA channel 3 address byte 0 (low), then byte 1
0007h	R / W	DMA channel 3 word count byte 0 (low), then byte 1
0008h	R	DMA channel 0-3 status register bit 7 = 1 Channel 3 request bit 6 = 1 Channel 2 request bit 5 = 1 Channel 1 request bit 4 = 1 Channel 0 request bit 3 = 1 Terminal count on channel 3 bit 2 = 1 Terminal count on channel 2 bit 1 = 1 Terminal count on channel 1 bit 0 = 1 Terminal count on channel 0

Continued...

I/O Address	Read/Write Status	Description
0008h	W	DMA channel 0-3 command register bit 7 = DACK sense active high/low 0        low 1        high bit 6 = DREQ sense active high/low 0        low 1        high bit 5 = Write selection 0        Late write selection 1        Extended write selection bit 4 = Priority 0        Fixed 1        Rotating bit 3 = Timing 0        Normal 1        Rotating bit 2 = Controller enable/disable 0        Enable 1        Disable bit 1 = Memory-to-memory enable/disable 0        Disable 1        Enable bit 0 = Reserved
0009h	W	DMA write request register
000Ah	R / W	DMA channel 0-3 mask register bits 7-3 = Reserved bit 2 = 0        Clear bit 1        Set bit bits 1-0 = Channel Select 00    Channel 0 01    Channel 1 10    Channel 2 11    Channel 3
00Bh	W	DMA channel 0-3 mode register bits 7-6 = 00    Demand mode 01    Single mode 10    Block mode 11    Cascade mode bit 5 = 0    Address increment select 1    Address decrement select bit 4 = 0    Disable auto initialization 1    Enable auto initialization bits 3-2 = Operation type 00    Verify operation 01    Write to memory 10    Read from memory 11    Reserved bits 1-0 = Channel select 00    Channel 0 01    Channel 1 10    Channel 2 11    Channel 3

Continued...

I/O Address	Read/Write Status	Description
000Ch	W	DMA clear byte pointer flip/flop
000Dh	R	DMA read temporary register
000Dh	W	DMA master clear
000Eh	W	DMA clear mask register
000Fh	W	DMA write mask register
0020h	W	<p>Programmable Interrupt Controller - Initialization Command Word 1 (ICW1) provided bit 4 = 1</p> <p>bits 7-5 = 000 Used only in 8080 or 8085 mode</p> <p>bit 4 = 1 ICW1 is used</p> <p>bit 3 = 0 Edge triggered mode 1 Level triggered mode</p> <p>bit 2 = 0 Successive interrupt vectors separated by 8 bytes 1 Successive interrupt vectors separated by 4 bytes</p> <p>bit 1 = 0 Cascade mode 1 Single mode</p> <p>bit 0 = 0 ICW4 not needed 1 ICW4 needed</p>
0021h	W	<p>Used for ICW2, ICW3, or ICW4 in sequential order after ICW1 is written to port 0020h</p> <p><b>ICW2</b></p> <p>bits 7-3 = Address A0-A3 of base vector address for interrupt controller</p> <p>bits 2-0 = Reserved (should be 000)</p> <p><b>ICW3</b> (for slave controller 00A1h)</p> <p>bits 7-3 = Reserved (should be 0000)</p> <p>bits 2-0 = 1 Slave ID</p> <p><b>ICW4</b></p> <p>bits 7-5 = Reserved (should be 000)</p> <p>bit 4 = 0 No special fully nested mode 1 Special fully nested mode</p> <p>bits 3-2 = Mode</p> <p>00 Non buffered mode 01 Non buffered mode 10 Buffered mode/slave 11 Buffered mode/master</p> <p>bit 1 = 0 Normal EOI 1 Auto EOI</p> <p>bit 0 = 0 8085 mode 1 8080 / 8088 mode</p>

Continued...

I/O Address	Read/Write Status	Description
0021h	R / W	PIC master interrupt mask register (OCW1) bit 7 = 0 Enable parallel printer interrupt bit 6 = 0 Enable diskette interrupt bit 5 = 0 Enable hard disk interrupt bit 4 = 0 Enable serial port 1 interrupt bit 3 = 0 Enable serial port 2 interrupt bit 2 = 0 Enable video interrupt bit 1 = 0 Enable kybd/pointing device/RTC interrupt bit 0 = 0 Enable interrupt timer
0021h	W	PIC OWC2 (if bits 4-3 = 0) bit 7 = Reserved bits 6-5 = 000 Rotate in automatic EOI mode (clear) 001 Nonspecific EOI 010 No operation 011 Specific EOI 100 Rotate in automatic EOI mode (set) 101 Rotate on nonspecific EOI command 110 Set priority command 111 Rotate on specific EOI command bits 4-3 = Reserved (should be 00) bits 2-0 = Interrupt request to which the command applies
0020h	R	PIC interrupt request and in-service registers programmed by OCW3 <b>Interrupt request register</b> bits 7-0 = 0 No active request for the corresponding interrupt line 1 Active request for the corresponding interrupt line <b>Interrupt in-service register</b> bits 7-0 = 0 Corresponding interrupt line not currently being serviced 1 Corresponding interrupt line is currently being serviced
0021h	W	PIC OCW3 (if bit 4 = 0, bit 3 = 1) bit 7 = Reserved (should 0) bits 6-5 = 00 No operation 01 No operation 10 Reset special mask 11 Set special mask bit 4 = Reserved (should be 0) bit 3 = Reserved (should be 1) bit 2 = 0 No poll command 1 Poll command bits 1-0 = 00 No operation 01 Operation 10 Read interrupt request register on next read at port 0020 h 11 Read interrupt in-service register on next read at port 0020h

Continued...

I/O Address	Read/Write Status	Description
0022h	R / W	Chipssset Register Adress
0023h	R / W	Chipssset Register Data
0040h	R / W	Programmable Interrupt Time read/write counter 0, keyboard controller channel 0
0041h	R / W	Programmer Interrupt Timer channel 1
0042h	R / W	Programmable Interrupt Timer miscellaneous register channel 2
0043h	W	Programmable Interrupt Timer mode port - control word register for counters 0 and 2 bits 7-0 = Counter select 00 Counter 0 select 01 Counter 1 select 10 Counter 2 select bits 5-4 = Counter latch command 01 R / W counter, bits 0-7 only 10 R / W counter, bits 8-15 only 11 R / W counter, bits 0-7 first, then bits 8-15 bits 3-1 = Select mode 000 Mode 0 001 Mode 1 programmable one shot x10 Mode 2 rate generator x11 Mode 3 square wave generator 100 Mode 4 software-triggered strobe 101 Mode 5 hardware-triggered strobe bit 0 = 0 Binary counter is 16 bits 1 Binary counter decimal (BCD) counter
0048h	R / W	Programmable interrupt timer
0060h	R	Keyboard controller data port or keyboard input buffer
0060h	W	Keyboard or keyboard controller data output buffer

Continued...

I/O Address	Read/Write Status	Description
0064h	R	Keyboard controller read status bit 7 = 0 No parity error 1 Parity error on keyboard transmission bit 6 = 0 No timeout 1 Received timeout bit 5 = 0 No timeout 1 Keyboard transmission timeout bit 4 = 0 Keyboard inhibited 1 Keyboard not inhibited bit 3 = 0 Data 1 Command bit 2 = System flag status bit 1 = 0 Input buffer empty 1 Input buffer full bit 0 = 0 Output buffer empty 1 Output buffer full
0064h	W	Keyboard controller input buffer
0070h	R	CMOS RAM index register port and NMI mask bit 7 = 1 NMI disabled bits 6-0 = 0 CMOS RAM index
0071h	R / W	CMOS RAM data register port
0080h	R / W	Temporary storage for additional page register
0080h	R	Manufacturing diagnostic port (this port can access POST checkpoints)
0081h	R / W	DMA channel 2 address byte 2
0082h	R / W	DMA channel 2 address byte 2
0083h	R / W	DMA channel 1 address byte 2
0084h	R / W	Extra DMA page register
0085h	R / W	Extra DMA page register
0086h	R / W	Extra DMA page register
0087h	R / W	DMA channel 0 address byte 2
0088h	R / W	Extra DMA page register
0089h	R / W	DMA channel 6 address byte 2
008Ah	R / W	DMA channel 7 address byte 2
008Bh	R / W	DMA channel 5 address byte 2
008Ch	R / W	Extra DMA page register
008Dh	R / W	Extra DMA page register
008Eh	R / W	Extra DMA page register
008Fh	R / W	DMA refresh page register

Continued...

I/O Address	Read/Write Status	Description
00A0h - 00A1h are reserved for the slave programmable interrupt controller. The bit definitions are identical to those of addresses 0020h - 0021h except where indicated.		
00A0h	R / W	Programmable interrupt controller 2
00A1h	R / W	Programmable interrupt controller 2 mask bit 7 = 0 Reserved bit 6 = 0 Enable hard disk interrupt bit 5 = 0 Enable coprocessor execution interrupt bit 4 = 0 Enable mouse interrupt bits 3-2 = 0 Reserved bit 1 = 0 Enable redirect cascade bit 0 = 0 Enable real time clock interrupt
00C0h	R / W	DMA channel 4 memory address bytes 1 and 0 (low)
00C2h	R / W	DMA channel 4 transfer count bytes 1 and 0 (low)
00C4h	R / W	DMA channel 5 memory address bytes 1 and 0 (low)
00C6h	R / W	DMA channel 5 transfer count bytes 1 and 0 (low)
00C8h	R / W	DMA channel 6 memory address bytes 1 and 0 (low)
00CAh	R / W	DMA channel 6 transfer count bytes 1 and 0 (low)
00CCh	R / W	DMA channel 7 memory address bytes 1 and 0 (low)
00CEh	R / W	DMA channel 7 transfer count bytes 1 and 0 (low)
00D0h	R	Status register for DMA channels 4-7 bit 7 = 1 Channel 7 request bit 6 = 1 Channel 6 request bit 5 = 1 Channel 5 request bit 4 = 1 Channel 4 request bit 3 = 1 Terminal count on channel 7 bit 2 = 1 Terminal count on channel 6 bit 1 = 1 Terminal count on channel 5 bit 0 = 1 Terminal count on channel 4
00D0h	W	Command register for DMA channels 4-7 bit 7 = 0 DACK sense active low 1 DACK sense active high bit 6 = 0 DREQ sense active low 1 DREQ sense active high bit 5 = 0 Late write selection 1 Extended write selection bit 4 = 0 Fixed Priority 1 Rotating Priority bit 3 = 0 Normal Timing 1 Rotating Timing bit 2 = 0 Enable controller 1 Disable controller bit 1 = 0 Disable memory-to-memory transfer 1 Enable memory-to-memory transfer bit 0 = Reserved

Continued...

I/O Address	Read/Write Status	Description
00D2h	W	Write request register for DMA channels 4-7
00D4h	W	Write single mask register bit for DMA channels 4-7 bits 7-3 = 0 Reserved bit 2 = 0 Clear mask bit, 1 Set mask bit bits 1-0 = Channel select 00 Channel 4 01 Channel 5 10 Channel 6 11 Channel 7
00D6h	W	Mode register for DMA channels 4-7 bits 7-6 = 00 Demand mode 01 Single mode 10 Block mode 11 Cascade mode bit 5 = 0 Address increment select 1 Address decrement select bit 4 = 0 Disable auto initialization 1 Enable auto initialization bits 3-2 = Operation type 00 Verify operation 01 Write to memory 10 Read from memory 11 Reserved bits 1-0 = Channel select 00 Channel 4 01 Channel 5 10 Channel 6 11 Channel 7
00D8h	W	Clear byte pointer flip/flop for DMA channels 4-7
00DAh	R	Read Temporary Register for DMA channels 4-7
00DAh	W	Master Clear for DMA channels 4-7
00DCh	W	Clear mask register for DMA channels 4-7
00DEh	W	Write mask register for DMA channels 4-7
00F0h	W	Math coprocessor clear busy latch
00F1h	W	Math coprocessor reset
00F2h - 00FFh	R / W	Math coprocessor
0140h - 014Fh	R / W	SCSI Controller if installed
I/O addresses 0170h - 0177h are reserved for use with a secondary hard drive. See addresses 01F0h - 01F7h for bit definitions.		
0170h	R / W	Data register for hard drive 1
0171h	R	Error register for hard drive 1
0171h	W	Precomposition register for hard drive 1
0172h	R / W	Sector count - hard drive 1

Continued...

I/O Address	Read/Write Status	Description
0173h	R / W	Sector number for hard disk 1
0174h	R / W	Number of cylinders (low byte) for hard drive 1
0175h	R / W	Number of cylinders (high byte) for hard drive 1
0716h	R / W	Drive/head register for hard drive 1
0177h	R	Status register for hard drive 1
0177h	W	Command register for hard drive 1
01F0h	R / W	Data register base port for hard drive 0
01F1h	R	<p>Error register for hard drive 0</p> <p><b>Diagnostic mode</b>  bits 7-3 = Reserved  bits 2-0 = Errors  0001 No errors  0010 Controller error  0011 Sector buffer error  0100 ECC device error  0101 Control processor error</p> <p><b>Operation mode</b>  bit 7 = Block  0 Bad block  1 Block not bad  bit 6 = Error  0 No error  1 Uncorrectable ECC error  bit 5 = Reserved  bit 4 = ID  0 ID located  1 ID not located  bit 3 = Reserved  bit 2 = Command  0 Completed  1 Not completed  bit 1 = Track 000  0 Not found  1 Found  bit 0 = DRAM  0 Not found  1 Found (CP-3022 always 0)</p>
01F1h	W	Write precomposition register for hard drive 0
01F2h	R / W	Sector count for hard disk 0
01F3h	R / W	Sector number for hard drive 0
01F4h	R / W	Number of cylinders (low byte) for hard drive 0
01F5h	R / W	Number of cylinders (high byte) for hard drive 0

Continued...

I/O Address	Read/Write Status	Description
01F6h	R / W	Drive/Head register for hard drive 0 bit 7 = 1 bit 6 = 0 bit 5 = 1 bit 4 = Drive select 0 First hard drive 1 Second hard drive bits 3-0 = Head select bits
01F7h	R	Status register for hard drive 0 bit 7 = 1 Controller is executing a command bit 6 = 1 Drive is ready bit 5 = 1 Write fault bit 4 = 1 Seek operation complete bit 3 = 1 Sector buffer requires servicing bit 2 = 1 Disk data read completed successfully bit 1 = 1 Index (is set to 1 at each disk revolution) bit 0 = 1 Previous command ended with error
01F7h	W	Command register for hard drive 0
0200h - 020Fh	R / W	Game controller ports
0201h	R / W	I/O data - game port
0220h – 022Fh	R / W	Soundport AD1816 reserved
I/O addresses 0278h - 027Ah are reserved for use with parallel port 2. See the bit definitions for addresses 0378h - 037Ah.		
0278h	R / W	Data port for parallel port 2
0279h	R	Status port for parallel port 2
0279h	W	PnP Address register (only for PnP devices)
027Ah	R / W	Control port for parallel port 2
02B0h – 02BFh	R / W	Digital I/O for Latch, WDOG, Control
I/O addresses 02E8h - 02EFh are reserved for use with serial port 4. See the bit definitions for I/O addresses 03F8h - 03FFh.		
02E8h	W	Transmitter holding register for serial port 4
02E8h	R	Receive buffer register for serial port 4
02E8h	R / W	Baud rate divisor (low byte) when DLAB = 1
02E9h	R / W	Baud rate divisor ( high byte) when DLAB = 1
02E9h	R / W	Interrupt enable register when DLAB = 0
02EAh	R	Interrupt identification register for serial port 4
02EBh	R / W	Line control register for serial port 4
02ECh	R / W	Modem control register for serial port 4
02EDh	R	Line status register for serial port 4
02EEh	R	Modem status register for serial port 4
02EFh	R / W	Scratch register for serial port 4 (used for diagnostics)

Continued...

I/O Address	Read/Write Status	Description
I/O addresses 02F8h - 02FFh are reserved for use with serial port 2. See the bit definitions for I/O addresses 03F8h - 03FFh.		
02F8h	W	Transmitter holding register for serial port 2
02F8h	R	Receive buffer register for serial port 2
02F8h	R / W	Baud rate divisor (low byte) when DLAB = 1
02F9h	R / W	Baud rate divisor (high byte) when DLAB = 1
02F9h	R / W	Interrupt enable register when DLAB = 0
02FAh	R	Interrupt identification register for serial port 2
02FBh	R / W	Line control register for serial port 2
02FCh	R / W	Modem control register for serial port 2
02FDh	R	Line status register for serial port 2
02FEh	R	Modem status register for serial port 2
02FFh	R / W	Scratch register for serial port 2 (used for diagnostics)
0300h – 031Fh	R / W	ISA- LAN controller if installed (otherwise is free for the user)
I/O addresses 0372h - 0377h are reserved for use with a secondary diskette controller. See the bit definitions for 03F2h - 03F7h.		
0372h	W	Digital output register for secondary diskette drive controller
0374h	R	Status register for secondary diskette drive controller
0375h	R / W	Data register for secondary diskette drive controller
0376h	R / W	Control register for secondary diskette drive controller
0377h	R	Digital input register for secondary diskette drive controller
0377h	W	Select register for secondary diskette data transfer rate
0378h	R / W	Data port for parallel port 1 bit 7 = 0 Busy bit 6 = 0 Acknowledge bit 5 = 1 Out of paper bit 4 = 1 Printer is selected bit 3 = 0 Error bit 2 = 0 IRQ has occurred bit 1-0 = Reserved
0379h	R / W	Status port for parallel port 1 bit 7 = 0 Busy bit 6 = 0 Acknowledge bit 5 = 1 Out of paper bit 4 = 1 Printer is selected bit 3 = 0 Error bit 2 = 0 IRQ has occurred bit 1-0 = Reserved

Continued...

I/O Address	Read/Write Status	Description
037Ah	R / W	Control port for parallel port 1 bits 7-5 = Reserved bit 4 = 1 Enable IRQ bit 3 = 1 Select printer bit 2 = 0 Initialize printer bit 1 = 1 Automatic line feed bit 0 = 1 Strobe
03B0h - 03B8h	R / W	Various video registers
I/O addresses 03BCh - 03BEh are reserved for use with parallel port 3. See the bit definitions for addresses 0378h - 037Ah.		
03BCh	R / W	Data port - parallel port 3
03BDh	R / W	Status port - parallel port 3
03BEh	R / W	Control port - parallel port 3
03C0h - 03CFh	R / W	Video subsystem (EGA/VGA)
03C2h - 03D9h	R / W	Various CGA and CRTC registers
03E0h	R / W	PCCARD Address select
03E1h	R / W	PCCARD Data transfer with 365SL controller
I/O addresses 03E8h - 03EFh are reserved for use with serial port 3. See the bit definitions for I/O addresses 03F8h - 03FFh.		
03E8h	W	Transmitter holding register for serial port 3
03E8h	R	Receive buffer register for serial port 3
03E8h	R / W	Baud rate divisor (low byte) when DLAB = 1
03E9h	R / W	Baud rate divisor (high byte) when DLAB = 1
03E9h	R / W	Interrupt enable register when DLAB = 0
03EAh	R	Interrupt identification register for serial port 3
03EBh	R / W	Line control register for serial port 3
03ECh	R / W	Modem control register for serial port 3
03EDh	R	Line status register for serial port 3
03EEh	R	Modem status register for serial port 3
03EFh	R / W	Scratch register for serial port 3 (used for diagnostics)
03F2h	W	Digital output register for primary diskette drive controller bits 7-6 = 0 Reserved bit 5 = 1 Enable drive 1 motor bit 4 = 1 Enable drive 0 motor bit 3 = 1 Enable diskette DMA bit 2 = 0 Reset controller bit 1 = 0 Reserved bit 0 = 0 Select drive 0 1 Select drive 1

Continued...

I/O Address	Read/Write Status	Description
03F4h	R	Status register for primary diskette drive controller bit 7 = 1 Data register is ready bit 6 = 0 Transfer from system to controller 1 Transfer from controller to system bit 5 = 1 Non-DMA mode bit 4 = 1 Diskette drive controller is busy bits 3-2 = Reserved bit 1 = 1 Drive 1 is busy bit 0 = 1 Drive 0 is busy
03F5h	R / W	Data register for primary diskette drive controller
03F6h	R	Control port for primary diskette drive controller bits 7-4 = Reserved bit 3 = 0 Reduce write current 1 Head select enable bit 2 = 0 Disable diskette drive reset 1 Enable diskette drive reset bit 1 = 0 Disable diskette drive initialization 1 Enable diskette drive initialization bit 0 = Reserved
03F7h	R	Digital input register for primary diskette drive controller bit 7 = 1 Diskette drive line change bit 6 = 1 Write gate bit 5 = Head select 3 / reduced write current bit 4 = Head select 2 bit 3 = Head select 1 bit 2 = Head select 0 bit 1 = Drive 1 select bit 0 = Drive 0 select
03F7h	W	Select register for primary diskette data transfer rate bits 7-2 = Reserved bits 1-0 = 00 500 Kbs mode 01 300 Kbs mode 10 250 Kbs mode 11 Reserved
I/O addresses 03F8h - 03FFh are reserved for use with serial port 1. The bit definitions for these addresses also apply to serial ports 2, 3, and 4.		
03F8h	W	Transmitter holding register for serial port 1 - Contains the character to be sent. Bit 0, the least significant bit, is the first bit sent. bits 7-0 = Data bits 0-7 when the Divisor Latch Access Bit (DLAB) is 0
03F8h	R	Receive buffer register for serial port 1 - Contains the character to be received. Bit 0, the least significant bit, is the first bit received. bits 7-0 = Data bits 0-7 when the Divisor Latch Access Bit (DLAB) is 0

Continued...

I/O Address	Read/Write Status	Description
03F8h	R / W	Baud rate divisor (low byte) - This byte along with the high byte (03F9h) store the data transmission rate divisor. bits 7-0 = Data bits 0-7 when the Divisor Latch Access Bit (DLAB) is 1
03F9h	R / W	Baud rate divisor (high byte) - This byte along with the low byte (03F8h) store the data transmission rate divisor. bits 7-0 = Bits 8-15 when DLAB = 1
03F9h	R / W	Interrupt enable register bits 7-4 = Reserved bit 3 = 1 Modem status interrupt enable bit 2 = 1 Receiver line status interrupt enable bit 1 = 1 Transmitter holding register empty interrupt enable bit 0 = 1 Received data available interrupt enable when DLAB = 0
03FAh	R	Interrupt identification register - serial port 1 bits 7-3 = Reserved bits 2-1 = Identify interrupt with highest priority 00 Modem status interrupt (4th priority) 01 Transmitter holding register empty (3rd priority) 10 Received data available (2nd priority) 11 Receiver line status interrupt (1st priority) bit 0 = 0 Interrupt pending (register contents can be used as a pointer to interrupt service routine) 1 No interrupt pending
03FBh	R / W	Line control register - serial port 1 bit 7 = Divisor Latch Access (DLAB) 0 Access receiver buffer, transmitter holding register, and interrupt enable register 1 Access divisor latch bit 6 = 1 Set break enable. Forces serial output to spacing state and remains there bit 5 = Stick parity bit 4 = Even parity select bit 3 = Parity enable bit 2 = Number of stop bits bit 1 = Word length 00 5-bit word length 01 6-bit word length 10 7-bit word length 11 8-bit word length
03FCh	R / W	Modem control register - serial port 1 bits 7-5 = Reserved bit 4 = 1 Loopback mode for diagnostic testing of serial port. bit 3 = 1 User-defined output 2 bit 2 = 1 User-defined output 1 bit 1 = Force Request To Send active bit 0 = Force Data Terminal Ready active

Continued...

I/O Address	Read/Write Status	Description
03FDh	R	Line status register - serial port 1 bit 7 = Reserved bit 6 = 1 Transmitting shift and holding registers empty bit 5 = 1 Transmitter shift register empty bit 4 = 1 Break interrupt bit 3 = 1 Framing error bit 2 = 1 Overrun error bit 0 = 1 Data ready
03FEh	R	Modem status register - serial port 1 bit 7 = 1 Data Carrier Detect bit 6 = 1 Ring Indicator bit 5 = 1 Data Set Ready bit 4 = 1 Clear To Send bit 3 = 1 Delta Data Carrier bit 2 = 1 Trailing Edge Ring Indicator bit 1 = 1 Delta Data Set Ready bit 0 = 1 Delta Clear To Send
03FFh	R / W	Scratch register - serial port 1 (used for diagnostics)
0A79h	W	PnP Data write register (only for PnP devices)

## 5.8 BIOS Data Area Definitions

The BIOS Data Area is an area within system RAM that contains information about the system environment. System environment information includes definitions associated with hard disks, diskette drives, keyboard, video, as well as other BIOS functions. This area is created when the system is first powered on. It occupies a 256-byte area from 0400h - 04FFh. The following table lists the contents of the BIOS data area locations in offset order starting from segment address 40:00h.

Location	Description
00h - 07h	I/O addresses for up to 4 serial ports
08h - 0Dh	I/O addresses for up to 3 parallel ports
0Eh - 0Fh	Segment address of extended data address
10h - 11h	Equipment list bits 15-14 = Number of parallel printer adapters 00 = Not installed 01 = One 10 = Two 11 = Three bits 13-12 = Reserved bits 11-9 = Number of serial adapters 00 = Not installed 001 = One 010 = Two 011 = Three 100 = Four bit 8 = Reserved bits 7-6 = Number of diskette drives 00 = One drive 01 = Two drives bits 5-4 = Initial video mode 00 = EGA or PGA 01 = 40 x 25 color 10 = 80 x 25 color 11 = 80 x 25 monochrome bit 3 = Reserved bit 2 = (1) Pointing device present bit 1 = (1) Math coprocessor present bit 0 = (1) Diskette drive present
12h	Reserved for port testing by manufacturer bits 7-1 = Reserved bit 0 = (0) Non-test mode (1) Test mode
13h	Memory size in kilobytes - low byte
14h	Memory size in kilobytes - high byte

Continued...

**BIOS Data Area Definitions** Continued...

Location	Description
15h - 16h	Reserved
17h	Keyboard Shift Qualifier States bit 7 = Insert mode bit 6 = CAPS lock bit 5 = Numlock bit 4 = Scroll Lock bit 3 = Either Alt key bit 2 = Either control key bit 1 = Left Shift key bit 0 = Right shift key 0 = not set / 1 = set
18h	Keyboard Toggle Key States bit 7 = (1) Insert held down bit 6 = (1) CAPS lock held down bit 5 = (1) Num Lock held down bit 4 = (1) Scroll Lock held down bit 3 = (1) Control+Num Lock held down bit 2 = (1) Sys Re held down bit 1 = (1) Left Alt held down bit 0 = (1) Left Control held down
19h	Scratch area for input from Alt key and numeric keypad
1Ah - 1Bh	Pointer to next character in keyboard buffer
1Ch - 1Dh	Pointer to last character in keyboard buffer
1Eh - 3Dh	Keyboard Buffer. Consists of 16 word entries.
3Eh	Diskette Drive Recalibration Flag bit 7 = (1) Diskette hardware interrupt occurred bits 6-4 = Not used bits 3-2 = Reserved bit 1 = (0) Recalibrate drive B bit 0 = (0) Recalibrate drive A

Continued...

## BIOS Data Area Definitions Continued...

Location	Description
3Fh	Diskette Drive Motor Status bit 7 = Current operation 0 = Write or Format 1 = Read or Verify bit 6 = Reserved bits 5-4 = Drive Select 00 = Drive A 01 = Drive B bits 3-2 = Reserved 0 = Disable 1 = Enabled bit 1 = Drive B Motor Status 0 = Off 1 = On bit 1 = Drive A Motor Status 0 = Off 1 = On
40h	Diskette Drive Motor Timeout Disk drive motor is powered off when the value via the INT 08h timer interrupt reaches 0.
41h	Diskette Drive Status bit 7 = Drive Ready 0 = Ready 1 = Not ready bit 6 = Seek Error 0 = No error 1 = Error occurred bit 5 = Controller operation 0 = Working 1 = Failed bits 4-0 = Error Codes 00h = No error 01h = Invalid function requested 02h = Address mark not located 03h = Write protect error 04h = Sector not found 06h = Diskette change line active (door opened) 08h = DMA overrun error 09h = Data boundary error 0Ch = Unknown media type 10h = ECC or CRC error 20h = Controller failure 40h = Seek operation failure 80h = Timeout
42h - 48h	Diskette Controller Status Bytes
49h	Video Mode Setting
4Ah - 4Bh	Number of Columns on screen
4Ch - 4Dh	Size of Current Page, in bytes
4Eh - 4Fh	Address of Current Page

Continued...

**BIOS Data Area Definitions** Continued...

Location	Description
50h - 5Fh	Position of cursor for each video page. Current cursor position is stored two bytes per page. First byte specifies the column, the second byte specifies the row.
60h - 61h	Start and end lines for 6845-compatible cursor type. 60h = starting scan line, 61h = ending scan line.
62h	Current Video Display Page
63h - 64h	6845-compatible I/O port address for current mode 3B4h = Monochrome 3D4h = Color
65h	Register for current mode select
66h	Current palette setting
67 - 6Ah	Address of adapter ROM
6Bh	Last interrupt the occurred
6Ch - 6Dh	Low word of timer count
6Eh - 6Fh	High word of timer count
70h	Timer count for 24-hour rollover flag
71h	Break key flag
72h - 73h	Reset flag 1243h = Soft reset. Memory test is bypassed.
74h	Status of last hard disk operation 00h = No error 01h = Invalid function requested 02h = Address mark not located 03h = Write protect error 04h = Sector not found 05h = Reset failed 08h = DMA overrun error 09h = Data boundary error 0Ah = Bad sector flag selected 0Bh = Bad track detected 0Dh = Invalid number of sectors on format 0Eh = Control data address mark detected 0Fh = DMA arbitration level out of range 10h = ECC or CRC error 11h = Data error corrected by ECC 20h = Controller failure 40h = Seek operation failure 80h = Timeout AAh = Drive not ready BBh = Undefined error occurred CCh = Write fault on selected drive E0h = Status error or error register = 0 FFh = Sense operation failed
75h	Number of hard drives
76h - 77h	Work area for hard disk

Continued...

## BIOS Data Area Definitions Continued...

Location	Description
78h - 7Bh	Default parallel port timeout values
7Dh - 7Fh	Default serial port timeout values
80h - 81h	Pointer to start of keyboard buffer
82h - 83h	Pointer to end of keyboard buffer
84h - 88h	Reserved for EGA/VGA BIOS
8Ah	Reserved
8Bh	Diskette drive data transfer rate information bits 7-5 = Data rate on last operation 00 = 500 KBS 01 = 300 KBS 10 = 250 KBS bits 5-4 = Last drive step rate selected bits 3-2 = Data transfer rate at start of operation 00 = 500 KBS 01 = 300 KBS 10 = 250 KBS bits 1-0 = Reserved
8Ch	Copy of hard status register
8Dh	Copy of hard drive error register
8Eh	Hard drive interrupt flag
8Fh	Diskette controller information bit 7 = Reserved bit 6 = (1) Drive confirmed for drive B bit 5 = (1) Drive B is multi-rate bit 4 = (1) Drive B supports line change bit 3 = Reserved bit 2 = (1) Drive determined for drive A bit 1 = (1) Drive B is multi-rate bit 0 = (1) Drive B supports line change
90h - 91h	Media type for drives bits 7-6 = Data transfer rate 00 = 500 KBS 01 = 300 KBS 10 = 250 KBS bit 5 = (1) Double stepping required when 360K diskette inserted into 1.2MB drive bit 4 = (1) Known media is in drive bit 3 = Reserved bits 2-0 = Definitions upon return to user applications 000 = Testing 360K in 360K drive 001 = Testing 360K in 1.2 MB drive 010 = Testing 1.2 MB in 1.2 MB drive 011 = Confirmed 360K in 360K drive 100 = Confirmed 360K in 1.2 MB 101 = Confirmed 1.2 MB in 1.2 MB drive 111 = 720K in 720K drive or 1.44 MB in 1.44 MB drive

Continued...

## BIOS Data Area Definitions Continued...

Location	Description
92h - 93h	Scratch area for diskette media. Low byte for drive A, high byte for drive B.
94h - 95h	Current track number for both drives. Low byte for drive A, high byte for drive B.
96h	Keyboard Status bit 7 = (1) Read ID bit 6 = (1) Last code was first ID bit 5 = (1) Force to Num Lock after read ID bit 4 = (1) Enhanced keyboard installed bit 3 = (1) Right ALT key active bit 2 = (1) Right Control key active bit 1 = (1) Last code was E0h bit 0 = (1) Last code was E1h
97h	Keyboard Status bit 7 = (1) Keyboard error bit 6 = (1) Updating LEDs bit 5 = (1) Resend code received bit 4 = (1) Acknowledge received bit 3 = Reserved bit 2 = (1) Caps lock LED state bit 1 = (1) Num lock LED state bit 0 = (1) Scroll lock LED state
98h - 99h	Offset address of user wait flag
9Ah - 9Bh	Segment address of user wait flag
9Ch - 9Dh	Wait count, in microseconds (low word)
9Eh - 9Fh	Wait count, in microseconds (high word)
A0h	Wait active flag bit 7 = (1) Time has elapsed bits 6-1 = Reserved bit 0 = (1) INT 15h, AH = 86h occurred
A1h - A7h	Reserved
A8h - ABh	Pointer to video parameters and overrides
ACh - FFh	Reserved
100h	Print screen status byte

### 5.8.1.1 Compatibility Service Table

In order to ensure compatibility with industry-standard memory locations for interrupt service routines and miscellaneous tabular data, the BIOS maintains tables and jump vectors.

Location	Description
FE05Bh	Entry Point for POST
FE2C3h	Entry point for INT 02h (NMI service routine)
FE3FEh	Entry point for INT 13h (Diskette Drive Services)
FE401h	Hard Drive Parameters Table
FE6F1h	Entry point for INT 19h (Bootstrap Loader routine)
FE6F5h	System Configuration Table
FE739h	Entry point for INT 14h (Serial Communications)
FE82Eh	Entry point for INT 16h (Keyboard Services)
FE897h	Entry point for INT 09h (Keyboard Services)
FEC59h	Entry point for INT 13h (Diskette Drive Services)
FEF57h	Entry point for INT 0Eh (Diskette Hardware Interrupt)
FEFC7h	Diskette Drive Parameters Table
FEFD2h	Entry point for INT 17h (Parallel Printer Services)
FF065h	Entry point for INT 10h (CGA Video Services)
FF0A4h	Video Parameter Table (6845 Data Table - CGA)
FF841h	Entry point for INT 12h (Memory Size Service)
FF84Dh	Entry point for INT 11h (Equipment List Service)
FF859h	Entry point for INT 15h (System Services)
Location	Description
FFA6Eh	Video graphics and text mode tables
FFE6Eh	Entry point for INT 1Ah (Time-of-Day Service)
FFEA5h	Entry Point for INT 08h (System Timer Service)
FFEF3h	Vector offset table loaded by POST
FFF53h	Dummy Interrupt routine IRET Instruction
FFF54h	Entry point for INT 05h (Print Screen Service)
FFFF0h	Entry point for Power-on
FFFF5h	BIOS Build Date (in ASCII)
FFFFEh	BIOS ID

## 6 DESCRIPTION OF THE CONNECTORS

### Flat cable

- 44pin IDE is: IDT Terminal for Dual Row (2.00mm grid) and 1.00mm flat cable
- All others are: IDT Terminal for Dual Row 0.1" (2.54mm grid) and 1.27mm flat cable

Connector	Texture	Pin	Remarks
J02	FDD micro	26	FCC micro
J04	COM1 internal ELAN	2x5	2.54mm
J22	HDD primary	2x22	2mm
J27	Utility; PS/2- mouse- keyboard; reset; speaker	2x5	2.54mm
J40	PC104 bus	104	2.54mm
J41	COM2 internal ELAN	2x5	2.54mm
J48	Power supply / IrDA	8	2.54mm
J49	COM D SUPER I/O	2x5	2.54mm
J50	COM C SUPER I/O	2x5	2.54mm
B1	Battery Lithium 3.6V	2	
P1	LPT	2x13	2.54mm
U112	DOC2000 IC socket	2x16	2.54mm
X2	JTAG connector	2x6	2mm

**J4 Serial Port COM1 (from ELAN520)**

Header onboard:	D-SUB connector:	Signal
Pin 1	Pin 1	= DCD
Pin 2	Pin 6	= DSR
Pin 3	Pin 2	= RxD
Pin 4	Pin 7	= RTS
Pin 5	Pin 3	= TxD
Pin 6	Pin 8	= CTS
Pin 7	Pin 4	= DTR
Pin 8	Pin 9	= RI
Pin 9	Pin 5	= GND
Pin10		= open

**J41 Serial port COM2 (from ELAN520)**

Header onboard:	D-SUB connector:	Signal
Pin 1	Pin 1	= DCD
Pin 2	Pin 6	= DSR
Pin 3	Pin 2	= RxD
Pin 4	Pin 7	= RTS
Pin 5	Pin 3	= TxD
Pin 6	Pin 8	= CTS
Pin 7	Pin 4	= DTR
Pin 8	Pin 9	= RI
Pin 9	Pin 5	= GND
Pin10		= open

**J50 Serial port COM 4 (from 37B787)**

Header onboard:	D-SUB connector:	Signal
Pin 1	Pin 1	= DCD
Pin 2	Pin 6	= DSR
Pin 3	Pin 2	= RxD
Pin 4	Pin 7	= RTS
Pin 5	Pin 3	= TxD
Pin 6	Pin 8	= CTS
Pin 7	Pin 4	= DTR
Pin 8	Pin 9	= RI
Pin 9	Pin 5	= GND
Pin10		= open

**J49 Serial port COM 3 (from 37B787)**

Header onboard:	D-SUB connector:	Signal
Pin 1	Pin 1	= DCD
Pin 2	Pin 6	= DSR
Pin 3	Pin 2	= RxD
Pin 4	Pin 7	= RTS
Pin 5	Pin 3	= TxD
Pin 6	Pin 8	= CTS
Pin 7	Pin 4	= DTR
Pin 8	Pin 9	= RI
Pin 9	Pin 5	= GND
Pin10		= open

**J2 Floppy Disk Interface- connector (MOLEX 26pin FCC)**

FD26: Pin	Signal Name	Function	in/out
1	VCC	+5 volts	
2	IDX	Index Pulse	in
3	VCC	+5 volts	
4	DS2	Drive Select 2	out
5	VCC	+5 volts	
6	DCHG	Disk Change	in
10	M02	Motor On 2	out
12	DIRC	Direction Select	out
14	STEP	Step	out
16	WD	Write Data	out
17	GND	Signal grounds	
18	WE	Write Enable	out
19	GND	Signal grounds	
20	TRKO	Track 0	in
21	GND	Signal grounds	
22	WP	Write Protect	in
23	GND	Signal grounds	
24	RDD	Read Data	in
25	GND	Signal grounds	
26	HS	Head Select	out

**J22 IDE interface**

Pin	Signal	Pin	Signal
Pin 1	= Reset (active low)	Pin 2	= GND
Pin 3	= D7	Pin 4	= D8
Pin 5	= D6	Pin 6	= D9
Pin 7	= D5	Pin 8	= D10
Pin 9	= D4	Pin 10	= D11
Pin 11	= D3	Pin 12	= D12
Pin 13	= D2	Pin 14	= D13
Pin 15	= D1	Pin 16	= D14
Pin 17	= D0	Pin 18	= D15
Pin 19	= GND	Pin 20	=.(keypin) <b>NC</b>
Pin 21	= <b>NC</b>	Pin 22	= GND
Pin 23	= IOW (active low)	Pin 24	= GND
Pin 25	= IOR (active low)	Pin 26	= GND
Pin 27	= IOCHRDY (active low)	Pin 28	= (ALE / Master-Slave) <b>NC</b>
Pin 29	= <b>NC</b>	Pin 30	= GND
Pin 31	= IRQ	Pin 32	= IOCS16 (active low)
Pin 33	= ADR1	Pin 34	= N.C.
Pin 35	= ADR0	Pin 36	= ADR2
Pin 37	= CS0 (active low)	Pin 38	= CS1 (active low)
Pin 39	= LED (active low)	Pin 40	= GND
Pin 41	= VCC Logic	Pin 42	= VCC Motor
Pin 43	= GND	Pin 44	= <b>NC</b>

**P1 Printerport (Centronics)**

The printer connector provides an interface for 8 Bit centronics printers.

Header onboard:	D-SUB connector:	Signal
Pin 1	Pin 1	= Strobe
Pin 3	Pin 2	= Data 0
Pin 5	Pin 3	= Data 1
Pin 7	Pin 4	= Data 2
Pin 9	Pin 5	= Data 3
Pin 11	Pin 6	= Data 4
Pin 13	Pin 7	= Data 5
Pin 15	Pin 8	= Data 6
Pin 17	Pin 9	= Data 7
Pin 19	Pin 10	= Acknowledge
Pin 21	Pin 11	= Busy
Pin 23	Pin 12	= paper end
Pin 25	Pin 13	= select
Pin 2	Pin 14	= autofeed
Pin 4	Pin 15	= error
Pin 6	Pin 16	= init printer
Pin 8	Pin 17	= shift in (SI)
Pin 10,12,14,16,18	Pin 18 - 22	= left open
Pin 20,22,24	Pin 23 - 25	= GND

**J48 Power supply / IrDA**

Pin	Signal	Pin	Signal
Pin 1	= GND	Pin 2	= Vcc (+5V)
Pin 3	= NC	Pin 4	= +12Volt (for LCD backlight)
Pin 5	= Fast IrDA_TX (TTL)	Pin 6	= Fast IrDA_RX (TTL)
Pin 7	= GND	Pin 8	= Vcc (+5V)

**Rem:**

Fast IrDA is directly connected to the SUPER I/O (TX=pin 82; RX= pin 81). Drivers have to be written by the customer.

**X2 JTAG connector (debugging)**

Pin	Signal	Pin	Signal
1	GND	2	VCC
3	TCK	4	CMDACK
5	TMS	6	BREAK
7	TDI	8	STOP
9	TDO	10	TRACE
11	TRST	12	RESETIN



**J40 PC/104 BUS interface**

Pin	A:	B:	C:	D:
0			Ground	Ground
1	(IOCHCK) <b>NC</b>	Ground	SBHE	MEMCS16
2	SD7	RESET	LA23	IOCS16
3	SD6	(+5V) <b>NC</b>	LA22	IRQ10
4	SD5	IRQ9	LA21	IRQ11
5	SD4	<b>NC</b>	LA20	IRQ12
6	SD3	DRQ2	LA19	IRQ15
7	SD2	(-12V) <b>NC</b>	LA18	IRQ14
8	SD1	(0WS) <b>NC</b>	LA17	DACK0
9	SD0	+12V	MEMR	DRQ0
10	IOCHRDY	(Ground) <b>NC</b>	MEMW	DACK5
11	AEN	SMEMW	SD8	DRQ5
12	SA19	SMEMR	SD9	DACK6
13	SA18	SIOW	SD10	DRQ6
14	SA17	SIOR	SD11	DACK7
15	SA16	DACK3	SD12	DRQ7
16	SA15	DRQ3	SD13	+5 Volt
17	SA14	DACK1	SD14	(MASTER) <b>NC</b>
18	SA13	DRQ1	SD15	Ground
19	SA12	(REF) **	Ground	Ground
20	SA11	(SYSCLK) *		
21	SA10	IRQ7		
22	SA9	IRQ6		
23	SA8	IRQ5		
24	SA7	IRQ4		
25	SA6	IRQ3		
26	SA5	DACK2		
27	SA4	TC		
28	SA3	ALE		
29	SA2	+5 Volt		
30	SA1	OSC 14MHz		
31	SA0	Ground		
32	Ground	Ground		

\* **SYSCLK is 8.25MHz**

\*\* **REFRESH is pulled up to Vcc with 1 kΩ**

**Onboard used signals (not for external use):**

IRQ3, IRQ4	COM1 /2
IRQ7	LPT1
IRQ6	FD
<b>IRQ10</b>	<b>HD (BIOS setup depending)</b>
IRQ14	HD
IRQ12	PS/2 Mouse
IRQ13	Coprocessor
TC	FD
DACK2 and DRQ2	FD
DRQ9/10	COM3/COM4

**B1** Battery connector

Pin	Signal
Pin 1	Battery 3.6V
Pin 2	Ground

**U112** DOC 2000 IC- socket

Pin	Signal	Pin	Signal
1	NC	17	D3
2	A16	18	D4
3	A15	19	D5
4	A12	20	D6
5	A7	21	D7
6	A6	22	CE#
7	A5	23	A10
8	A4	24	OE#
9	A3	25	A11
10	A2	26	A9
11	A1	27	A8
12	A0	28	A13
13	D0	29	A14
14	D1	30	NC
15	D2	31	WE#
16	GND	32	VCC

## 7 JUMPER LOCATIONS ON THE BOARD

### Jumper locations on the board

The figure shows the location of all jumper blocks on the MSM586SL board. The numbers shown in this figure are silk screened on the board so that the pins can easily be located. This chapter refers to the individual pin for these jumpers. The default jumper settings are indicated with **bold** letters.

Be careful when you change some jumpers. Some jumpers are soldering bridges, you need a miniature soldering station with vacuum pump.

#### Top side:

Jumper	Texture	open = 1-2	closed = 2-3

#### Bottom side:

Jumper	Texture	open = 1-2	closed = 2-3

Settings written in bold are defaults!

**No jumpers available or necessary on this board !**


## 8 LED CRITERIONS:

LED	Color	Function
D14	green	Primary HDD

# 9 CABLE INTERFACE

## 9.1 The harddisk cable 44pin

IDT Terminal for Dual Row (2.00 mm grid) and 1.00 mm flat cable. 44 pins = 40 pins signal and 4 pins power.




Max. length for the IDE cable is 30 cm.

**ATTENTION:**


Check the pin 1 marker of the cable and the connector before you power on. Refer to the technical manual of the used drives, because a wrong cable will immediately destroy the drive and/or the MICROSPACE MSM586SL board. There is no warranty in this case! Without the technical manual you may not connect this type of drive.

The 44pin IDE connector on the drives are normally composed of the 44 pins and 2 open pins and 4 test pins, 50 pins in total. Leave the 4 test pins unconnected .



## 9.2 The COM 1/2/3/4 serial interface cable

DT terminal for dual row 0.1" (2.54 mm grid) and 1.27 mm flat cable.




### **ATTENTION:**

- Do not short-circuit these signal lines.
- Never connect any pins either on the same plug or to any other plug on the MICROSPACE MSM586SL . The +/-10 volts will destroy the MICROSPACE core logic immediately. No warranty in this case!
- Do not overload the output: max. output current converters: 10 mA

### 9.3 The printer interface cable (P1)


IDT terminal for dual row 0.1" (2.54mm grid) and 1.27 mm flat cable



#### **ATTENTION:**

- Maximum length of this cable is 6 meters.
- Prevent short-circuits.
- Never apply power to these signals, the MICROSPACE MSM586SL will be destroyed.

9.4 The Micro Floppy interface cable



## 10 REMOTE FUNCTION

Remote works only with the **COM 1** port on the MSM586SL.

BIOS default settings are normally as follows:

<b>Internal ELAN A</b>	<b>J4</b>	<b>COM 1</b>
Internal ELAN B	J41	NONE
SUPER I/O C	J50	NONE
SUPER I/O D	J49	COM 2

**More details are available in the separate BIOS manual on our CD and homepage !**

### 10.1 Remote Features

FS FORTH-SYSTEME has added its remote package "Embedded Support Kit" to the AMD ÉlanSC520 BIOS. The Embedded Support Kit allows you to control your target machine from a host computer using either a serial or parallel null-modem cable. This is accomplished by transferring all INT10h (video) and INT16h (keyboard) requests to the host machine, executing the command there, and finally returning the results back to the target system. The target system seems to behave just like it would use its own VGA card and keyboard, but in fact it uses the resources of the host computer. Additionally, the target can access the floppy drive and the harddisk of your host PC. These features are of great value when you bring up your own board for the first time. In embedded systems, typical PC components are often left away to save costs. A standard BIOS typically would stop and warn the user that devices are missing. The BIOS has been modified to go on even if there is no keyboard or display adapter. With the "Embedded Support Kit", users can almost work with such machines like they are used to on a standard PC. The BIOS contains support for both serial and parallel transmission.

#### 10.1.1 The Remote Server REMHOST.EXE

The utility REMHOST is started on the host computer. It listens on the serial or parallel port for incoming target requests, executes the commands and sends the output values back.

The user can decide on the host machine in a configuration file, which devices the target system should redirect. By default, the target assumes to redirect video and keyboard services.

The following options are available in the configuration file REMHOST.INI:

```

PORT=1           // COM or LPT port number
LPT *           // use parallel port for transmission
                // comment this for serial port.
FLOPPY          // enable host floppy
FLOPPY=ROMDISK.IMG // use a floppy disk image
WRPROT         // simulate write-protection for remote drives
NOKEYB         // disable host keyboard
NOVIDEO        // disable host video
DUALVIDEO      // use target display and remote video simultaneously

```

Within the configuration file, you can add comments with "///". Instead of using a real floppy drive, you can also generate image files of floppy disks. Access to these image files are much faster than to real floppy disks. Additionally, the image files can be write-protected. So you can build up virtual floppy drives to initially set up the target's file system or to start test tools during production.

Floppy disk images can be produced with the utility FDIMAGE. Type "FDIMAGE /H" to get a list of available options.

#### **Rem:**

\* not supported, needs a customized BIOS

When video redirection is enabled (option NOVIDEO not active), the BIOS will skip the initialization of both ISA and PCI VGA cards. The BIOS thereby comes up much quicker. Using the keyword DUALVIDEO will enable possible VGA cards as well and display video output on both the real video card and on the remote machine. This allows hardware engineers to debug vga controller problems.

The BIOS will not warn for missing keyboards as soon as remote keyboard is enabled.

You can leave REMHOST by pressing the left SHIFT and STRG keys simultaneously.

### 10.1.2 Remote enabler

To enable the remote function, one has to make a hardware switch as follows:

- Pin4 (DTR) and pin 9 (RI) have to be bridged on the target PC
- Leave pin 9 unconnected (open) from the host PC

### 10.1.3 Cable Definition (9pin DSUB female)

The wiring of the **serial null-modem cable** is as follows:

**PC1 (Host)**

**PC2 (Target)**

Signal Name	DSUB-Pin Number		DSUB-Pin Number	Signal Name
DCD	1	--	7, 8	RTS, CTS
RxD	2	--	3	TxD
TxD	3	--	2	RxD
DTR	4	--	6	DSR
GND	5	--	5	GND
DSR	6	--	4	DTR
RTS, CTS	7, 8	--	1	DCD

**Optional:**

The wiring of the **parallel DOS/Link-Cable** (25pin DSUB) is as follows:

**PC1 (Host)****PC2 (Target)**

Signal Name	DSUB-Pin Number		DSUB-Pin Number	Signal Name
D0	2	--	15	ERROR#
D1	3	--	13	SLCT
D2	4	--	12	PE
D3	5	--	10	ACK#
D4	6	-- 1	1	BUSY
ERROR#	15	--	2	D0
SLCT	13	--	3	D1
PE	12	--	4	D2
ACK#	10	--	5	D3
BUSY	11	--	6	D4
AFDT#	14	--	14	AFDT#
INIT#	16	--	16	NIT#
SLCTIN#	17	--	17	SLCTIN#
STROBE#	1	--	1	STROBE#
GND	25	--	25	GND

**10.1.4 Restrictions**

Keep the following restrictions in mind, when using the ESC or writing programs that should also work with redirection:

- WindowsNT denies direct access to hardware I/O ports. If you plan to use REMHOST in a WindowsNT environment, an additional software package is required, that gives access to the specific I/O ports. This software package can be achieved by FS FORTH-SYSTEME.
- Avoid direct writes to video RAM. There is no mechanism to detect and transfer these outputs.
- Since DOS7 of Windows95, standard console output is partially written to the video screen. So you will see only some characters displayed on the host machine, while the rest is displayed on the target's video display.
- Avoid video calls that uses registers other than AX, BX, CX and DX. To speed up video output, only these registers will be transferred. The other registers will be typically used as pointers to data buffers.
- Formatting of remote floppy is not supported.
- Don't rely on „Keyboard Intercept“ INT15/4F. This function is no longer available.
- KEYB.COM is no longer needed on the target machine. Instead, the current keyboard handler of your host computer is automatically used.
- **Don't press Ctrl-Alt-Del, while redirection is active.** This will not reboot your target system, but your host machine !

**11 SOFTWARE**

On the MICROSPACE Application CD you will find all tools and drivers you will need to work with the card. If you are not sure about the topicality of the software, please visit our homepage at <http://www.digitallogic.com> to get the latest releases !

## **12 INSTALLING THE FLASHDISK DOC2000**

On the SSD 36pin socket a DiskOnChip DOC2000 module from M-Systems may be installed. This device is also available at DIGITAL-LOGIC AG.

### **Operating Systems:**

DOS, DL-DOS, RTX-DOS, WIN 3.11, ROM-WIN are working with these drives. All other non DOS compatible systems need a driver.

Give attention to the pin 1 orientation in the 32pin SSD socket.

Latest drivers are available at <http://www.m-sys.com>

### **12.1 Enabling and formatting of the DiskOnChip-module**

#### **Enabling:**

No handlings needed.

#### **Format:**

1. Boot up from the standard floppydisk A: or from a harddisk.
2. Enter the tooldisk from M-Systems containing the format tool DFORMAT.EXE
3. Start format utility  
The screen should inform about the status of the flashdisk.
4. Enter the DOS-Bootdisk and transfer the bootfiles with SYS A: C:  
From this moment, the flashdisk is now the bootable drive C: and if any harddisk is conected it changes to letter D: and E:

## 13 SPECIAL PERIPHERALS, CONFIGURATION

### 13.1 The special function interface for MICROSPACE computers SFI

All functions are performed by starting the SW-interrupt 15hex with the following arguments:

Function:	WRITE TO EEPROM		
Number:	E0h		
Description:			Writes the Data byte into the addressed User-Memory-Cell from the serial EEPROM. The old value is automatically deleted
Input values:	AH	78h	DLAG Int15 function
	AL	E0h	Function request
	BX		Address in EEPROM (0-1024 Possible)
	CL		Data Byte to store
	SI		1234h User-Password (otherwise EEP is write protected)
Output values:			None, all registers are preserved

Function:	READ FROM EEPROM		
Number:	E1h		
Description:			Reads the Data byte from the addressed User-Memory-Cell of the serial EEPROM
Input values:	AH	78h	DLAG Int15 function
	AL	E1h	Function request
	BX		Address in the EEPROM (0-1234 Possible)
	SI		1234h User-Password (DLAG-Password for access to the DLAG-Memory-Cells)
Output values:	AL		Data Byte

Function:	WRITE SERIAL NUMBER		
Number:	E2h		
Description:			Writes the Serialnumber from the serial EEPROM into the addressed DLAG-Memory-Cell. The old value is automatically deleted
Input values:	AH	78h	DLAG Int15 function
	AL	E2h	Function request
	BX, CX, DX		Serial Number
	SI		Password
Output value:			None, all registers are preserved

Function:	READ SERIAL NUMBER		
Number:	E3h		
Description:			Reads the serialnumber from the board into the serial EEPROM
Input values:	AH	78h	DLAG Int15 function
	AL	E3h	Function request
Outputs values:	BX, CX, DX		Serial Number (Binary, not ASCII)

Function:	WRITE PRODUCTION DATE & RESET DLAG-COUNTERS		
Number:	E4h		
Description:			Writes the production date into the addressed DLAG-Memory-Cell from the serial EEPROM. The old value is automatically deleted. If the Password is also in DX, the counters will be reset (=0)
Input values:	AH	78h	DLAG Int15 function
	AL	E4h	Function request
	BX, CX		Production date
	DI		Password (clear counter)
	SI		Password
Output values:			None, all registers are preserved

Function:	READ PRODUCTION DATE		
Number:	E5h		
Description:			Reads the production date from the board in the serial EEPROM.
Input values	AH	78h	DLAG Int15 function
	AL	E5h	Function request
Outputs values:	BX, CX		Production date

Function:	WRITE INFO 2 TO THE EEPROM		
Number:	E8h		
Description:			Writes the information bytes into the serial EEPROM
Input values:	AH	78h	DLAG Int15 function
	AL	E8h	Function request
	SI		Password
	DI		CPU Type bits 1...7 and board type bits 8...15 (CPU type: 01h=ELAN300/310, 02h=ELAN400, 05h=P5, 08h=P3, 09h=Elan520, 10h=P-M / BOARD TYPE ('M'=PC/104, 'E'=Euro, 'W'=MSWS, 'S'=Slot, 'C'=Custom, 'X'= smartCore or smartModule).
	BH, BL		Board Version (Ex: V1.5 => BH=1, BL=5)
	CH, CL		BIOS Version (Ex: V3.0 => CH=3, CL=0)
	DH		NUMBER OF 512K FLASH
	DL		NUMBER OF 512K SRAM
Output values:			None, all registers are preserved

Function:	READ INFO 2 FROM EEPROM		
Number:	E9h		
Description:			Reads the information bytes out of the serial EEPROM
Input values:	AH	78h	DLAG Int15 function
	AL	E9h	Function request
Output values:	AL		Board Type BOARD TYPE ('M'=PC/104, 'E'=Euro, 'W'=MSWS, 'S'=Slot, 'C'=Custom, 'X'= smartCore or smartModule)
	DI		CPU Type bits 1...7 and board type bits 8...15 (CPU type: 01h=ELAN300/310, 02h=ELAN400, 05h=P5, 08h=P3, 09h=Elan520, 10h=P-M / BOARD TYPE ('M'=PC/104, 'E'=Euro, 'W'=MSWS, 'S'=Slot, 'C'=Custom, 'X'= smartCore or smartModule).
	BH, BL		Board Version (Ex: V1.5 => BH=1, BL=5)
	CH, CL		BIOS Version (Ex: V3.0 => CH=3, CL=0)
	DH		NUMBER OF 512K FLASH
	DL		NUMBER OF 512K SRAM

Function:	READ INFO 3 FROM EEPROM		
Number:	EAh		
Description:			Reads the information bytes out of the serial EEPROM
Input values:	AH	78h	DLAG Int15 function
	AL	EAh	Function request
Output values:	AX		Number of boot errors
	BX		Number of setup entries
	CX		Number of low batteries errors
	DX		Number power on starts

Function:	WATCHDOG		
Number:	EBh		
Description:			Enables, strobes and disables the WATCHDOG. After power-up, the Watchdog is always disabled. Once the Watchdog has been enabled, the user application must perform a strobe at least every 800ms, other- wise the watchdog performs a hardware reset
Input values:	AH	78h	DLAG Int15 function
	AL	EBh	Function request
	BL	00h	Disable
	BL	01h	Enable
	BL	FFh	Strobe
Output value:			None, all registers are preserved

Function:	INFORMATION ABOUT INT15-SUPPORT ON THE BOARD		
Number:	EFh		
Description:			Gives informations about the supported interrupt 15 functions
Input values:	AH	78h	DLAG Int15 function
	AL	EFh	Function request
	BL		Function number
	SI		Password
Output value:	BX		104h or 0, if function is not supported
	CX	DL	

## 14 BUILDING A SYSTEM

To build up a system based on your board, you should prepare the following equipments:

- A stable power supply of 5V (> 3 ampères), depending on the cpu, memory, etc.
- Assemble CPU with the proper clk- settings and cooling (fan) depending on board.
- If necessary, a 12V power supply for LCD or onboard sound.
- 8 ohm speaker for an executed beep code (if available on the board). One may use a capacity of 1µF connected to VCC depending on the board.
- A micro- floppy disk drive (3,5") with a PC floppy cable (26 pin) or a standard FDD with appropriate cable converter. You need at least one floppy to boot for the first time.
- A harddisk IDE 2,5" or 1,8" with the appropriate cable (44 pin and 2mm grid). Do not use a too long a cable to avoid accessing problem as the IDE controller is may not able to drive the HDD.
- Connect a LCD or a monitor.
- Use an AT-compatible keyboard (5 PC) or (6 PC {PS/2} with an appropriate adapter).
- If desired, connect a mouse to it (COM or PS/2 if usable on the board).
- Connect a battery (Lithium 3V or NiMH 3.6V depending on the board) to store the data in the BIOS.

### 14.1 Starting up the system

Power-up the system and wait for the BIOS to show the BIOS activity on the screen. The BIOS diagnoses the system and displays the size of the memory being tested. Note: you may can not bypass the memory test depending on the BIOS producer.

#### CMOS-SETUP

If the CMOS configuration is incorrect, the BIOS tells you to enter the setup screen by pressing a key. Select the correct options with the arrow keys and save them.

	<b>FS FORTH</b>
BIOS setup	CTRL- ALT- S
Change values	ARROWS / SPACE
Jump	TAB
Save	ARROWS
Back / exit	ESC

## 15 DIAGNOSTICS

### 15.1 Failures and hints

#### 15.1.1 Other, so far not identified problems

##### A. If the display works:

1. Check if you have a bootable floppy or harddisk
2. Check the CMOS parameter with the setup tools
3. Reset the CMOS RAM with taking off the battery
4. Re-enter the correct values with Setup

##### B. If no display on the screen is available:

1. Check the power circuitry
2. Check the polarities of the cables
3. Measure the voltage of the power supply under load and offload
4. Measure the current between the supply and the MICROSPACE PC
5. Connect a floppy: does the bezel LED light blink?
6. Does the harddisk spindle motor start?
7. Reset the CMOS-RAM

##### C. If the error appears again

1. Contact your nearest DIGITAL-LOGIC distributor for Technical Support.
2. Or fill out the support request form (SRF) on the Internet: <http://www.digitallogic.com> / Support

## 15.2 POST-CODE Description

**More details are available in the separate BIOS manual on our CD and homepage !**

### 15.2.1 Boot Loader

00h	DIAG_SYSTEM_INIT	Boot started
01h	DIAG_A20_DISABLE	Disable A20 through A20
02h	DIAG_INIT_CHIPSET	Initialize CS
03h	DIAG_TEST_RAM	Test RAM
04h	DIAG_MOVE_BB_LOADER	Move BL into the RAM
05h	DIAG_EXECUTE_IN_DRAM	Execution in RAM
06h	DIAG_USER_FLASH_CHECK	Check OVERRIDE option
07h	DIAG_SHADOW_BIOS	Shadow System BIOS
08h	DIAG_CHECKSUM_BIOS	Checksum System BIOS ROM
09h	DIAG_NORMAL_BOOT	Proceed with Normal Boot
0Ah	DIAG_CRISIS_BOOT	Proceed with Crisis Boot
51h	DIAG_FATAL_SUPERIO	ALIM5123 not detected
0Fh	DIAG_FATAL_ERROR	Fatal Error

### 15.2.2 Error Beep codes

F0h	ERROR_BBF_NORAM	No RAM	.... -
F1h	ERROR_BBF_RAMBAD	RAM test failed	... -
02h	ERROR_BBF_NOBIOS	BIOS is not shadowed	.. -
04h	ERROR_BBF_BIOSCS	BIOS Checksum BAD	. -
0Ah	ERROR_BBF_CRISISBAD	No CR code/CR bad	- -

### 15.2.3 System BIOS in Shadow RAM

10H	DEBUG_MISC_RESET	Some Type Of Long Reset
11H	DEBUG_CS_FAST_A20_RESET	Turn off FASTA20 for POST
12H	DEBUG_POST_SIGNAL_POR	Signal Power On Reset
13H	DEBUG_CS_CHIP_INIT	Initialize the Chipset
14H	DEBUG_OEM_ISA_VGA_SEARCH	Search For ISA Bus VGA Adapter
15H	DEBUG_HWIO_SETUP_CTL1	Reset Counter/Timer 1
16H	DEBUG_OEM_SET_CMOS_REGS	user register config through CMOS
17H	DEBUG_CS_MEMORY_SIZE	Size Memory
18H	DEBUG_POST_TEST_RAM	Dispatch To RAM Test
19H	DEBUG_GEN_TEST_ROMS	checksum the ROM
1AH	DEBUG_HWIO_RESET_INTS	Reset PIC's
1BH	DEBUG_VIDEO_VIDEO_INIT	Initialize Video Adapter(s)
1CH	DEBUG_VIDEO_EQUIP_INIT	Initialize Video (6845 Regs)
1DH	DEBUG_VIDEO_COLOR_INIT	Initialize Color Adapter
1EH	DEBUG_VIDEO_BW_INIT	Initialize Monochrome Adapter
1FH	DEBUG_HWIO_TEST_DMA_PAGE	Test 8237A Page Registers
20H	DEBUG_KEYB_SELFTEST_CTLR	Test Keyboard
21H	DEBUG_KEYB_RESET_KEYBOARD	Test Keyboard Controller
22H	DEBUG_POST_CHECK_CMOS_RAM	Check If CMOS Ram Valid
23H	DEBUG_POST_TEST_BATT_CMOS_SUM	Test Battery Fail & CMOS X-SUM
24H	DEBUG_HWIO_TEST_DMA_CTLRS	Test the DMA controllers
25H	DEBUG_HWIO_INIT_8237	Initialize 8237A Controller
26H	DEBUG_POST_INIT_VECS	Initialize Int Vectors
27H	DEBUG_RAM_QUICK_SIZE	RAM Quick Sizing
28H	DEBUG_RAM_PROT_ENTRY_1	Protected mode entered safely


29H	DEBUG_RAM_SIZE_DONE	RAM test completed
2AH	DEBUG_RAM_PROT_EXIT	Protected mode exit successful
2BH	DEBUG_CS_SHADOW_SETUP	Setup Shadow
2CH	DEBUG_VIDEO_EQUIP_INIT_INIT	Going To Initialize Video
2DH	DEBUG_VIDEO_BW_SEARCH	Search For Monochrome Adapter
2EH	DEBUG_VIDEO_COLOR_SEARCH	Search For Color Adapter
2FH	DEBUG_VIDEO_SIGNON	Signon messages displayed
30H	DEBUG_OEM_CONFIG_KBD_CTL	special init of keyboard ctrl
31H	DEBUG_KEYB_PRESENT_TEST	Test If Keyboard Present
32H	DEBUG_KEYB_TEST_IRQ1	Test Keyboard Interrupt
33H	DEBUG_KEYB_TEST_CMD	Test Keyboard Command Byte
34H	DEBUG_RAM_FULL_TEST	TEST, Blank and count all RAM
35H	DEBUG_RAM_PROT_ENTRY_2	Protected mode entered safely (2).
36H	DEBUG_RAM_TEST_DONE	RAM test complete
37H	DEBUG_RAM_PROT_EXIT_2	Protected mode exit successful
38H	DEBUG_KEYB_OUTPUT_PORT	Update OUTPUT port
39H	DEBUG_CS_CACHE_SETUP	Setup Cache Controller
3AH	DEBUG_HWIO_TEST_PERIODIC	Test If 18.2Hz Periodic Working
3BH	DEBUG_GEN_CHECK_RTC	test for RTC ticking
3CH	DEBUG_GEN_INIT_HARD_VECS	initialize the hardware vectors
3DH	DEBUG_MOUSE_INIT	Search and Init the Mouse
3EH	DEBUG_KEYB_SET_LEDS_1	Update NUMLOCK status
3FH	DEBUG_OEM_DEVICE_CONFIG	special init of COMM and LPT ports
40H	DEBUG_CS_CONFIG_PORTS	Configure the COMM and LPT ports
41H	DEBUG_FLOP_INIT	Initialize the floppies
42H	DEBUG_WINI_INIT	Initialize the hard disk
43H	DEBUG_HWIO_ROM_INIT	Initialize option ROMs
44H	DEBUG_OEM_INIT_POWER_MAN	OEM's init of power management
45H	DEBUG_KEYB_SET_LEDS_2	Update NUMLOCK status
46H	DEBUG_HWIO_FIND_80X87	Test For Coprocessor Installed
47H	DEBUG_OEM_LAST_MINUTE_INIT	OEM functions before boot
48H	DEBUG_MISC_LAUNCH_INT19	Dispatch To Op. Sys. Boot
49H	DEBUG_BEGIN_BOOT_CODE	Jump Into Bootstrap Code

#### 15.2.4 Error Beep codes

S-S-S-P-S-S-L-P	The DMA page registers are faulty.
S-S-S-P-S-L-S-P	The refresh circuitry is faulty.
S-S-S-P-S-L-L-P	The ROM checksum is incorrect.
S-S-S-P-L-S-S-P	The CMOS RAM test failed.
S-S-S-P-L-S-L-P	The DMA controller is faulty.
S-S-S-P-L-L-S-P	The interrupt controller failed.
S-S-S-P-L-L-L-P	The 8042 keyboard controller failed.
S-S-L-P-S-S-S-P	No video adapter was found.
S-S-L-P-S-S-L-P	No RAM is installed. No message is displayed.

S=Short, L=Long, P=Pause





MSM586SL  
V 1.2a  
Bottom View

# 17 INDEX

## A

application notes 19

## B

Battery 32  
 Battery connector 72  
 BIOS 35  
 BIOS CMOS 36  
 BIOS History 15  
 BIOS manual 87  
 BIOS ROM 35  
 block diagram 11  
 Building a system 85  
 bus currents 24  
 Bus currents 21

## C

CMOS 36  
 CMOS Setup 42  
 CMOS-SETUP 85  
 connectors 66  
 Coprocessor 26  
 CORE - BIOS 42

## D

debugging 69  
 DOC 2000 72  
 DOC2000 81  
 DRAM 26

## E

EEPROM Memory for Setup 35  
 Error Beep codes 87, 88  
 External battery assembling 32

## F

Floppy disk interface 30  
 Floppy Disk Interface 68  
 Floppy Disk Interface Connector 30

## H

harddisk cable 74  
 harddisk connected 25

## I

I/O map 44

IDE interface 68  
 Incompatibilities 19  
 Input Signals 24  
 interrupt 15H 82  
 Interrupt Controllers 31

## J

JTAG 69  
 Jumper locations 73

## K

Keyboard PS/2 27

## L

LED criterions 73  
 LPT1 27

## M

Mechanical Dimensions 17  
 memory address MAP 44

## O

Ordering Codes 19

## P

PC/104 BUS Interface 71  
 POST-CODE 87  
 power 25  
 Power supply 69  
 Printer 27  
 printer interface cable 76  
 Printerport 69  
 PS/2 70

## R

Remote Function 78  
 ROM-BIOS 35  
 RS-485 28  
 RTS Control 28

## S

Schematics 89  
 Security 14  
 serial interface cable 75  
 Serial port 67  
 Serial Ports 27, 67  
 SFI 82

Speaker 31  
 Special Function Interface 82  
 Specifications 12



Thermoscan 20




Utility- connector 70

Utility Connector 70



VGA BIOS 42



Watchdog 33